|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15151503
|
Filing Dt:
|
05/11/2016
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING COPLANAR DIGIT LINE CONTACTS AND STORAGE NODE CONTACTS IN MEMORY ARRAY AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
15151582
|
Filing Dt:
|
05/11/2016
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
Array Of Cross Point Memory Cells And Methods Of Forming An Array Of Cross Point Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15152266
|
Filing Dt:
|
05/11/2016
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
SIGNED DIVISION IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
15152449
|
Filing Dt:
|
05/11/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
APPARATUSES, SENSE CIRCUITS, AND METHODS FOR COMPENSATING FOR A WORDLINE VOLTAGE INCREASE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
15153036
|
Filing Dt:
|
05/12/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
METHODS OF FORMING MEMORY DEVICES WITH ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
15153293
|
Filing Dt:
|
05/12/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
FORMING RESISTIVE RANDOM ACCESS MEMORIES TOGETHER WITH FUSE ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15153868
|
Filing Dt:
|
05/13/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
Methods of Forming and Using Materials Containing Silicon and Nitrogen
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15154033
|
Filing Dt:
|
05/13/2016
|
Title:
|
Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
15154294
|
Filing Dt:
|
05/13/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
15154335
|
Filing Dt:
|
05/13/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
THREE-DIMENSIONAL DEVICES HAVING REDUCED CONTACT LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15154410
|
Filing Dt:
|
05/13/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
ENHANCING NUCLEATION IN PHASE-CHANGE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15154467
|
Filing Dt:
|
05/13/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
METHODS OF FORMING MEMORY CELLS WITH AIR GAPS AND OTHER LOW DIELECTRIC CONSTANT MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15155090
|
Filing Dt:
|
05/16/2016
|
Title:
|
METHOD FOR FORMING A PATTERNED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
15155289
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
Integrated Circuitry Components, Switches, and Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15155334
|
Filing Dt:
|
05/16/2016
|
Title:
|
Assemblies Having Shield Lines of an Upper Wiring Level Electrically Coupled with Shield Lines of a Lower Wiring Level
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
15155433
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
ARRAY OF CROSS POINT MEMORY CELLS AND METHODS OF FORMING AN ARRAY OF CROSS POINT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
15155618
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING LINERS AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2018
|
Application #:
|
15155848
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
SWITCHED INTERFACE STACKED-DIE MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
15155880
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SETTING A SIGNAL IN VARIABLE RESISTANCE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15156022
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
SYSTEMS AND METHODS FOR MEMORY SYSTEM MANAGEMENT BASED ON THERMAL INFORMATION OF A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
15156105
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
METHODS OF FORMING A NON-VOLATILE RESISTIVE OXIDE MEMORY CELL AND METHODS OF FORMING A NON-VOLATILE RESISTIVE OXIDE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
15156165
|
Filing Dt:
|
05/16/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
REPAIR OF MEMORY DEVICES USING VOLATILE AND NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15157042
|
Filing Dt:
|
05/17/2016
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
UPDATING RELIABILITY DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15157213
|
Filing Dt:
|
05/17/2016
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
NON-DETERMINISTIC MEMORY PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
15158205
|
Filing Dt:
|
05/18/2016
|
Title:
|
APPARATUSES AND METHODS FOR SHIFTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15159001
|
Filing Dt:
|
05/19/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2019
|
Application #:
|
15159237
|
Filing Dt:
|
05/19/2016
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
Title:
|
DISCONTINUOUS PATTERNED BONDS FOR SEMICONDUCTOR DEVICES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
15159728
|
Filing Dt:
|
05/19/2016
|
Publication #:
|
|
Pub Dt:
|
11/23/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING INTRA-MODULE DATABUS INVERSION OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15159984
|
Filing Dt:
|
05/20/2016
|
Publication #:
|
|
Pub Dt:
|
11/23/2017
| | | | |
Title:
|
ARRAY OF MEMORY CELLS AND METHODS OF FORMING AN ARRAY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
15161952
|
Filing Dt:
|
05/23/2016
|
Title:
|
POWER REDUCTION FOR A SENSING OPERATION OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15162028
|
Filing Dt:
|
05/23/2016
|
Title:
|
PASSING ACCESS LINE STRUCTURE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15162119
|
Filing Dt:
|
05/23/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
MAGNETIC MEMORY CELLS, SEMICONDUCTOR DEVICES, AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
15162128
|
Filing Dt:
|
05/23/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
SINGLE NODE POWER MANAGEMENT FOR MULTIPLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
15162209
|
Filing Dt:
|
05/23/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
INTERCONNECT STRUCTURE WITH REDUNDANT ELECTRICAL CONNECTORS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
15162238
|
Filing Dt:
|
05/23/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
MEMORY READ APPARATUS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15162420
|
Filing Dt:
|
05/23/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
MEMORY DEVICES AND METHODS OF WRITING MEMORY CELLS AT DIFFERENT MOMENTS IN TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2022
|
Application #:
|
15163482
|
Filing Dt:
|
05/24/2016
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
Title:
|
MEMORY DEVICE ERROR BASED ADAPTIVE REFRESH RATE SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15163510
|
Filing Dt:
|
05/24/2016
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
Title:
|
APPARATUS AND METHODS FOR LEAKAGE CURRENT REDUCTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
15163927
|
Filing Dt:
|
05/25/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
APPARATUS AND METHODS OF OPERATING MEMORY FOR EXACT AND INEXACT SEARCHING OF FEATURE VECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
15164171
|
Filing Dt:
|
05/25/2016
|
Title:
|
PRE-COMPENSATION OF MEMORY THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15164400
|
Filing Dt:
|
05/25/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
INTERCONNECTIONS FOR 3D MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15164749
|
Filing Dt:
|
05/25/2016
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
Title:
|
Ferroelectric Devices and Methods of Forming Ferroelectric Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15164956
|
Filing Dt:
|
05/26/2016
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
LEAKAGE CURRENT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15165951
|
Filing Dt:
|
05/26/2016
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
Title:
|
ELECTRONIC DEVICE WITH ASYMMETRIC GATE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15166029
|
Filing Dt:
|
05/26/2016
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
APPARATUS AND METHODS INCLUDING SOURCE GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15166462
|
Filing Dt:
|
05/27/2016
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
Title:
|
METHODS AND DEVICES FOR REDUCING ARRAY SIZE AND COMPLEXITY IN AUTOMATA PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15166613
|
Filing Dt:
|
05/27/2016
|
Title:
|
APPARATUS AND METHODS OF OPERATING MEMORY WITH ERASE DE-BIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15167409
|
Filing Dt:
|
05/27/2016
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
INTERCONNECTION FOR MEMORY ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
15167649
|
Filing Dt:
|
05/27/2016
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
HISTOGRAM CREATION PROCESS FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
15167765
|
Filing Dt:
|
05/27/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND STRUCTURES AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15168054
|
Filing Dt:
|
05/29/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICES COMPRISING MAGNETIC MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15169075
|
Filing Dt:
|
05/31/2016
|
Title:
|
POWER DELIVERY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
15170114
|
Filing Dt:
|
06/01/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
Memory Circuitry Comprising A Vertical String Of Memory Cells And A Conductive Via And Method Used In Forming A Vertical String Of Memory Cells And A Conductive Via
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15170183
|
Filing Dt:
|
06/01/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
LOGIC COMPONENT SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15170517
|
Filing Dt:
|
06/01/2016
|
Title:
|
SYSTEMS AND METHODS FOR WAFER ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
15170609
|
Filing Dt:
|
06/01/2016
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING MULTIPLE MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
15170785
|
Filing Dt:
|
06/01/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
APPARATUSES INCLUDING MEMORY SECTION CONTROL CIRCUITS WITH GLOBAL DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15171677
|
Filing Dt:
|
06/02/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
POWER CONSUMPTION CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
15171890
|
Filing Dt:
|
06/02/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
APPARATUSES AND OPERATION METHODS ASSOCIATED WITH RESISTIVE MEMORY CELL ARRAYS WITH SEPARATE SELECT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
15172022
|
Filing Dt:
|
06/02/2016
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
ADVANCED MEMORY INTERFACES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
15173163
|
Filing Dt:
|
06/03/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
SHIFTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15173310
|
Filing Dt:
|
06/03/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
CHARGE MIRROR-BASED SENSING FOR FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15174019
|
Filing Dt:
|
06/06/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SCALABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
15174462
|
Filing Dt:
|
06/06/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SELECTIVE DETERMINATION OF DATA ERROR REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
15174478
|
Filing Dt:
|
06/06/2016
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR FORMING MULTIPLE DECKS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15176072
|
Filing Dt:
|
06/07/2016
|
Title:
|
INTEGRATED STRUCTURES COMPRISING CHARGE-STORAGE REGIONS ALONG OUTER PORTIONS OF VERTICALLY-EXTENDING CHANNEL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
15176442
|
Filing Dt:
|
06/08/2016
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
STACK ACCESS CONTROL FOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
15176609
|
Filing Dt:
|
06/08/2016
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
Title:
|
Memory Cells and Methods of Forming Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
15176624
|
Filing Dt:
|
06/08/2016
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
Memory Cells Comprising A Programmable Field Effect Transistor Having A Reversibly Programmable Gate Insulator
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15177919
|
Filing Dt:
|
06/09/2016
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
Title:
|
APPARATUSES, DEVICES AND METHODS FOR SENSING A SNAPBACK EVENT IN A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
15179338
|
Filing Dt:
|
06/10/2016
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
Title:
|
SIMULATING ACCESS LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15179695
|
Filing Dt:
|
06/10/2016
|
Title:
|
FERROELECTRIC MEMORY CELL RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
15180909
|
Filing Dt:
|
06/13/2016
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING MEMORY ACCESS IN CROSS POINT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15181061
|
Filing Dt:
|
06/13/2016
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
MAGNETIC MEMORY CELLS, SEMICONDUCTOR DEVICES, AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
15181188
|
Filing Dt:
|
06/13/2016
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
HALF DENSITY FERROELECTRIC MEMORY AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
15181212
|
Filing Dt:
|
06/13/2016
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
Semiconductor device assembly with through-mold cooling channel formed in encapsulant
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
15182202
|
Filing Dt:
|
06/14/2016
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
FORMING SELF-ALIGNED CONDUCTIVE LINES FOR RESISTIVE RANDOM ACCESS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
15182462
|
Filing Dt:
|
06/14/2016
|
Publication #:
|
|
Pub Dt:
|
10/06/2016
| | | | |
Title:
|
Semiconductor Constructions and Methods of Forming Intersecting Lines of Material
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2020
|
Application #:
|
15182821
|
Filing Dt:
|
06/15/2016
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
MEMORY PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15183654
|
Filing Dt:
|
06/15/2016
|
Publication #:
|
|
Pub Dt:
|
12/21/2017
| | | | |
Title:
|
SHARED ERROR DETECTION AND CORRECTION MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15184077
|
Filing Dt:
|
06/16/2016
|
Title:
|
APPARATUSES WITH AN EMBEDDED COMBINATION LOGIC CIRCUIT FOR HIGH SPEED OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
15184516
|
Filing Dt:
|
06/16/2016
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DATA TRANSFER FROM SENSING CIRCUITRY TO A CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
15184795
|
Filing Dt:
|
06/16/2016
|
Publication #:
|
|
Pub Dt:
|
12/21/2017
| | | | |
Title:
|
PLATE DEFECT MITIGATION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
15185767
|
Filing Dt:
|
06/17/2016
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
Title:
|
RESISTANCE VARIABLE ELEMENT METHODS AND APPARATUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15187022
|
Filing Dt:
|
06/20/2016
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
Title:
|
SOLID STATE TRANSDUCER DEVICES, INCLUDING DEVICES HAVING INTEGRATED ELECTROSTATIC DISCHARGE PROTECTION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15187488
|
Filing Dt:
|
06/20/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
MAGNETIC MEMORY CELL STRUCTURES, ARRAYS, AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
15187632
|
Filing Dt:
|
06/20/2016
|
Title:
|
INTEGRATED STRUCTURES AND METHODS OF FORMING INTEGRATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15188273
|
Filing Dt:
|
06/21/2016
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
Title:
|
THREE DIMENSIONAL MEMORY AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15188886
|
Filing Dt:
|
06/21/2016
|
Title:
|
MEMORY CELL IMPRINT AVOIDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
15188890
|
Filing Dt:
|
06/21/2016
|
Title:
|
ARRAY DATA BIT INVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
15189178
|
Filing Dt:
|
06/22/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
PROGRAMMING MEMORIES WITH MULTI-LEVEL PASS SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15189900
|
Filing Dt:
|
06/22/2016
|
Publication #:
|
|
Pub Dt:
|
12/28/2017
| | | | |
Title:
|
BANK TO BANK DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15191786
|
Filing Dt:
|
06/24/2016
|
Title:
|
CONNECTING MEMORY CELLS TO A DATA LINE SEQUENTIALLY WHILE APPLYING A PROGRAM VOLTAGE TO THE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
15192060
|
Filing Dt:
|
06/24/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15193328
|
Filing Dt:
|
06/27/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
METHODS OF FORMING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15193965
|
Filing Dt:
|
06/27/2016
|
Publication #:
|
|
Pub Dt:
|
12/28/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ERASURE-ASSISTED ECC DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
15194154
|
Filing Dt:
|
06/27/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
MEMORY TILE ACCESS AND SELECTION PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2018
|
Application #:
|
15194164
|
Filing Dt:
|
06/27/2016
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
DIVISION OPERATIONS FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
15194178
|
Filing Dt:
|
06/27/2016
|
Publication #:
|
|
Pub Dt:
|
12/28/2017
| | | | |
Title:
|
MULTI-LEVEL STORAGE IN FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
15194202
|
Filing Dt:
|
06/27/2016
|
Publication #:
|
|
Pub Dt:
|
12/28/2017
| | | | |
Title:
|
MANAGING HOST COMMUNICATION WITH A REGULATOR IN A LOW POWER MODE
|
|