|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
15194875
|
Filing Dt:
|
06/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
|
Title:
|
METHODS OF FORMING MEMORY CELLS, ARRAYS OF MAGNETIC MEMORY CELLS, AND SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
15195308
|
Filing Dt:
|
06/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/28/2017
| | | | |
|
Title:
|
ERROR CORRECTION CODE (ECC) OPERATIONS IN MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
15196543
|
Filing Dt:
|
06/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
|
Title:
|
RESISTIVE MEMORY CELL STRUCTURES AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
15197359
|
Filing Dt:
|
06/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/04/2018
| | | | |
|
Title:
|
OSCILLATOR CONTROLLED RANDOM SAMPLING METHOD AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
15197416
|
Filing Dt:
|
06/29/2016
|
|
Title:
|
WRITING TO CROSS-POINT NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15197446
|
Filing Dt:
|
06/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/04/2018
| | | | |
|
Title:
|
ERROR CORRECTION CODE EVENT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15197539
|
Filing Dt:
|
06/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
|
Title:
|
APPARATUSES, MEMORIES, AND METHODS FOR ADDRESS DECODING AND SELECTING AN ACCESS LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15198647
|
Filing Dt:
|
06/30/2016
|
|
Title:
|
LAYOUT OF TRANSMISSION VIAS FOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
15201041
|
Filing Dt:
|
07/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
|
Title:
|
TEXTURED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15201220
|
Filing Dt:
|
07/01/2016
|
|
Title:
|
CELL PERFORMANCE RECOVERY USING CYCLING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15202714
|
Filing Dt:
|
07/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2019
|
Application #:
|
15203665
|
Filing Dt:
|
07/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR PROVIDING ACTIVE AND INACTIVE CLOCK SIGNALS TO A COMMAND PATH CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2022
|
Application #:
|
15203692
|
Filing Dt:
|
07/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2018
| | | | |
|
Title:
|
THERMAL TRANSFER STRUCTURES FOR SEMICONDUCTOR DIE ASSEMBLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
15205574
|
Filing Dt:
|
07/08/2016
|
|
Title:
|
MEMORY DEVICE INCLUDING MULTIPLE SELECT GATES AND DIFFERENT BIAS CONDITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
15205640
|
Filing Dt:
|
07/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2018
| | | | |
|
Title:
|
MEMORY DEVICE INCLUDING CURRENT GENERATOR PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15205885
|
Filing Dt:
|
07/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2018
| | | | |
|
Title:
|
SCAN CHAIN OPERATION IN SENSING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15206556
|
Filing Dt:
|
07/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
|
Title:
|
RESISTIVE MEMORY HAVING CONFINED FILAMENT FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2019
|
Application #:
|
15206799
|
Filing Dt:
|
07/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR LAYER-BY-LAYER ERROR CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
15206824
|
Filing Dt:
|
07/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
|
Title:
|
METHODS AND SYSTEMS FOR USING STATE VECTOR DATA IN A STATE MACHINE ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15206844
|
Filing Dt:
|
07/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
|
Title:
|
DYNAMIC POWER-DOWN OF A BLOCK OF A PATTERN-RECOGNITION PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
15207169
|
Filing Dt:
|
07/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
|
Title:
|
MEMORY CELLS HAVING A FOLDED DIGIT LINE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
15207275
|
Filing Dt:
|
07/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
|
Title:
|
METHODS OF FORMING TRANSISTOR GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2019
|
Application #:
|
15208206
|
Filing Dt:
|
07/12/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/18/2018
| | | | |
|
Title:
|
ELEVATIONALLY-EXTENDING STRING OF MEMORY CELLS INDIVIDUALLY COMPRISING A PROGRAMMABLE CHARGE STORAGE TRANSISTOR AND METHOD OF FORMING AN ELEVATIONALLY-EXTENDING STRING OF MEMORY CELLS INDIVIDUALLY COMPRISING A PROGRAMMABLE CHARGE STORAGE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15208419
|
Filing Dt:
|
07/12/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2017
| | | | |
|
Title:
|
DEVICES, SYSTEMS, AND METHODS TO SYNCHRONIZE SIMULTANEOUS DMA PARALLEL PROCESSING OF A SINGLE DATA STREAM BY MULTIPLE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
15210249
|
Filing Dt:
|
07/14/2016
|
|
Title:
|
SURFACE MODIFICATION COMPOSITIONS, METHODS OF MODIFYING SILICON-BASED MATERIALS, AND METHODS OF FORMING HIGH ASPECT RATIO STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15210391
|
Filing Dt:
|
07/14/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2017
| | | | |
|
Title:
|
MEMORY DEVICE WITH REDUCED NEIGHBOR MEMORY CELL DISTURBANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15210511
|
Filing Dt:
|
07/14/2016
|
|
Title:
|
Methods Of Forming An Elevationally Extending Conductor Laterally Between A Pair Of Conductive Lines
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15210601
|
Filing Dt:
|
07/14/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
|
Title:
|
MEMORY STRUCTURES AND ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15212902
|
Filing Dt:
|
07/18/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
|
Title:
|
DEVICES, SYSTEMS, AND METHODS OF REDUCING CHIP SELECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15213755
|
Filing Dt:
|
07/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
UTILIZATION OF DATA STORED IN AN EDGE SECTION OF AN ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
15214188
|
Filing Dt:
|
07/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2017
| | | | |
|
Title:
|
SPACE EFFICIENT RANDOM DECISION FOREST MODELS IMPLEMENTATION UTILIZING AUTOMATA PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15214982
|
Filing Dt:
|
07/20/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR TRANSFERRING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
15215102
|
Filing Dt:
|
07/20/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
METHODS OF FORMING SILICON NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2020
|
Application #:
|
15215296
|
Filing Dt:
|
07/20/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR WRITE ADDRESS TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15215423
|
Filing Dt:
|
07/20/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS INCLUDING NESTED MODE REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
15215659
|
Filing Dt:
|
07/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
|
Title:
|
SELECT DEVICE FOR MEMORY CELL APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
15216097
|
Filing Dt:
|
07/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
MEMORY DEVICE INCLUDING CONCURRENT SUSPEND STATES FOR DIFFERENT OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
15216160
|
Filing Dt:
|
07/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
|
Title:
|
REDUCED VOLTAGE NONVOLATILE FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15216256
|
Filing Dt:
|
07/21/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR STORING A DATA VALUE IN A SENSING CIRCUITRY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
15216440
|
Filing Dt:
|
07/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
SHIFTING DATA IN SENSING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15216507
|
Filing Dt:
|
07/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
Adaptive routing to avoid non-repairable memory and logic defects on automata processor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
15217449
|
Filing Dt:
|
07/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR REDUCING OFF STATE LEAKAGE CURRENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
15217719
|
Filing Dt:
|
07/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/25/2018
| | | | |
|
Title:
|
SHARED ERROR DETECTION AND CORRECTION MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
15218487
|
Filing Dt:
|
07/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
Array Of Conductive Vias, Methods Of Forming A Memory Array, And Methods Of Forming Conductive Vias
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15218888
|
Filing Dt:
|
07/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
ELECTROMAGNETIC SHIELD AND ASSOCIATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
15219265
|
Filing Dt:
|
07/25/2016
|
|
Title:
|
CONDUCTIVE PADS FORMING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15220177
|
Filing Dt:
|
07/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
ACCESSING STATUS INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2019
|
Application #:
|
15220310
|
Filing Dt:
|
07/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15221131
|
Filing Dt:
|
07/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
METHODS AND APPARATUSES HAVING MEMORY CELLS INCLUDING A MONOLITHIC SEMICONDUCTOR CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2018
|
Application #:
|
15221346
|
Filing Dt:
|
07/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INDUCTIVE COUPLING SIGNAL TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
15221806
|
Filing Dt:
|
07/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR INTEGRATED INTERLEAVED REED-SOLOMON ENCODING AND DECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15222057
|
Filing Dt:
|
07/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR INTERLEAVED BCH CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
15222442
|
Filing Dt:
|
07/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
Semiconductor Constructions and NAND Unit Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
15222514
|
Filing Dt:
|
07/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR OPERATIONS IN A SELF-REFRESH STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2022
|
Application #:
|
15223136
|
Filing Dt:
|
07/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
TEXTURED MEMORY CELL STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
15223753
|
Filing Dt:
|
07/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2018
| | | | |
|
Title:
|
VARIABLE PAGE SIZE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2018
|
Application #:
|
15224066
|
Filing Dt:
|
07/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH DIE SUPPORT MEMBERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15225251
|
Filing Dt:
|
08/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
|
Title:
|
INTERCONNECTION SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2019
|
Application #:
|
15225562
|
Filing Dt:
|
08/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2017
| | | | |
|
Title:
|
INTERRUPTED WRITE OPERATION IN A SERIAL INTERFACE MEMORY WITH A PORTION OF A MEMORY ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15226505
|
Filing Dt:
|
08/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
15227165
|
Filing Dt:
|
08/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
|
Title:
|
HYBRID MEMORY DRIVES, COMPUTER SYSTEM, AND RELATED METHOD FOR OPERATING A MULTI-MODE HYBRID DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
15227198
|
Filing Dt:
|
08/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
SOLID-STATE RADIATION TRANSDUCER DEVICES HAVING AT LEAST PARTIALLY TRANSPARENT BURIED-CONTACT ELEMENTS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15227459
|
Filing Dt:
|
08/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR RANDOM NUMBER GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15227623
|
Filing Dt:
|
08/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
APPARATUSES AND METHODS USING DUMMY CELLS PROGRAMMED TO DIFFERENT STATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2019
|
Application #:
|
15229301
|
Filing Dt:
|
08/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
|
Title:
|
PROACTIVE CORRECTIVE ACTIONS IN MEMORY BASED ON A PROBABILISTIC DATA STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15229490
|
Filing Dt:
|
08/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
|
Title:
|
Vertical String Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor Comprising A Control Gate And A Charge storage Structure And Method Of Forming A Vertical String Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor Comprising A Control Gate And A Charge Storage Structure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15229618
|
Filing Dt:
|
08/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
INTERCONNECT STRUCTURE WITH IMPROVED CONDUCTIVE PROPERTIES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2019
|
Application #:
|
15229651
|
Filing Dt:
|
08/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH SUPPORT MEMBERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
15229668
|
Filing Dt:
|
08/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
PACKAGE-ON-PACKAGE SEMICONDUCTOR ASSEMBLIES AND METHODS OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15229688
|
Filing Dt:
|
08/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING SEMICONDUCTOR CHIPS MOUNTED OVER BOTH SURFACES OF SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15230387
|
Filing Dt:
|
08/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
MULTI-FUNCTION, MODULAR SYSTEM FOR NETWORK SECURITY, SECURE COMMUNICATION, AND MALWARE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
15231011
|
Filing Dt:
|
08/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
|
Title:
|
MULTI-DECK MEMORY DEVICE WITH ACCESS LINE AND DATA LINE SEGREGATION BETWEEN DECKS AND METHOD OF OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
15231287
|
Filing Dt:
|
08/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2017
| | | | |
|
Title:
|
METHOD, APPARATUS AND SYSTEM PROVIDING A STORAGE GATE PIXEL WITH HIGH DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
15231349
|
Filing Dt:
|
08/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
DETERMINING SOFT DATA FROM A HARD READ
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
15231518
|
Filing Dt:
|
08/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
|
Title:
|
APPARATUSES INCLUDING MULTI-LEVEL MEMORY CELLS AND METHODS OF OPERATION OF SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
15231950
|
Filing Dt:
|
08/09/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/15/2018
| | | | |
|
Title:
|
METHODS OF FORMING AN ARRAY OF ELEVATIONALLY-EXTENDING STRINGS OF MEMORY CELLS COMPRISING A PROGRAMMABLE CHARGE STORAGE TRANSISTOR AND ARRAYS OF ELEVATIONALLY-EXTENDING STRINGS OF MEMORY CELLS COMPRISING A PROGRAMMABLE CHARGE STORAGE TRANSISTOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15232525
|
Filing Dt:
|
08/09/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES AND PACKAGES INCLUDING CONDUCTIVE UNDERFILL MATERIAL AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
15233097
|
Filing Dt:
|
08/10/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
FUNCTIONAL DATA READING IN A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
15233494
|
Filing Dt:
|
08/10/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2017
| | | | |
|
Title:
|
CONNECTIONS FOR MEMORY ELECTRODE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
15233821
|
Filing Dt:
|
08/10/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/15/2018
| | | | |
|
Title:
|
SEMICONDUCTOR LAYERED DEVICE WITH DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
15235365
|
Filing Dt:
|
08/12/2016
|
|
Title:
|
METHODS OF FORMING SILICON NITRIDE BY ATOMIC LAYER DEPOSITION AND METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
15236281
|
Filing Dt:
|
08/12/2016
|
|
Title:
|
SEMICONDUCTOR DEVICE SUPPRESSING BTI DETERIORATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2021
|
Application #:
|
15237085
|
Filing Dt:
|
08/15/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/15/2018
| | | | |
|
Title:
|
SMALLEST OR LARGEST VALUE ELEMENT DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
15237248
|
Filing Dt:
|
08/15/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
MULTI-FUNCTION RESISTANCE CHANGE MEMORY CELLS AND APPARATUSES INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
15237434
|
Filing Dt:
|
08/15/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
CROSS-POINT MEMORY CELLS, NON-VOLATILE MEMORY ARRAYS, METHODS OF READING A MEMORY CELL, METHODS OF PROGRAMMING A MEMORY CELL, METHODS OF WRITING TO AND READING FROM A MEMORY CELL, AND COMPUTER SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15238382
|
Filing Dt:
|
08/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/04/2018
| | | | |
|
Title:
|
PACKAGE-ON-PACKAGE SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING ONE OR MORE WINDOWS AND RELATED METHODS AND PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
15239481
|
Filing Dt:
|
08/17/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
METHODS OF FORMING MAGNETIC MEMORY CELLS AND SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15241496
|
Filing Dt:
|
08/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
METHODS OF OPERATING MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15241550
|
Filing Dt:
|
08/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2017
| | | | |
|
Title:
|
METHODS OF OPERATING FERROELECTRIC MEMORY CELLS, AND RELATED FERROELECTRIC MEMORY CELLS AND CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
15241740
|
Filing Dt:
|
08/19/2016
|
|
Title:
|
SEGMENTED MEMORY AND OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15242594
|
Filing Dt:
|
08/21/2016
|
|
Title:
|
SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15243266
|
Filing Dt:
|
08/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
METHOD, APPARATUS, AND SYSTEM PROVIDING AN IMAGER WITH PIXELS HAVING EXTENDED DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2018
|
Application #:
|
15243651
|
Filing Dt:
|
08/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/22/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR ADJUSTING DELAY OF COMMAND SIGNAL PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15244163
|
Filing Dt:
|
08/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
SEQUENTIAL MEMORY ACCESS OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
15244424
|
Filing Dt:
|
08/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
THRESHOLD VOLTAGE ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
15244629
|
Filing Dt:
|
08/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2016
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING LINERS COMPRISING ALUCONE AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
15245038
|
Filing Dt:
|
08/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR INSTANT-ON QUADRA-PHASE SIGNAL GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15245067
|
Filing Dt:
|
08/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
|
Title:
|
TEMPERATURE-DEPENDENT REFRESH CIRCUIT CONFIGURED TO INCREASE OR DECREASE A COUNT VALUE OF A REFRESH TIMER ACCORDING TO A SELF-REFRESH SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15245727
|
Filing Dt:
|
08/24/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2017
| | | | |
|
Title:
|
TIMING CONTROL CIRCUIT SHARED BY A PLURALITY OF BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15245776
|
Filing Dt:
|
08/24/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
|
Title:
|
APPARATUS AND METHODS RELATED TO MICROCODE INSTRUCTIONS INDICATING INSTRUCTION TYPES
|
|
