USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	051028/0001			Pages:	834
		Recorded:	11/12/2019
Attorney Dkt #:	4816.244
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 16529
Page 150 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166

Patent #:	9805828	Issue Dt:	10/31/2017	Application #:	15438459	Filing Dt:	02/21/2017
Title:	MEMORY APPARATUS WITH POST PACKAGE REPAIR

Patent #:	9928894	Issue Dt:	03/27/2018	Application #:	15438462	Filing Dt:	02/21/2017
Publication #:	US20180005682	Pub Dt:	01/04/2018
Title:	WRITING TO CROSS-POINT NON-VOLATILE MEMORY

Patent #:	10146457	Issue Dt:	12/04/2018	Application #:	15438492	Filing Dt:	02/21/2017
Publication #:	US20170168728	Pub Dt:	06/15/2017
Title:	SYSTEMS AND METHODS FOR REORDERING PACKET TRANSMISSIONS IN A SCALABLE MEMORY SYSTEM PROTOCOL

Patent #:	9893279	Issue Dt:	02/13/2018	Application #:	15438499	Filing Dt:	02/21/2017
Publication #:	US20170229644	Pub Dt:	08/10/2017
Title:	METHODS, APPARATUSES, AND CIRCUITS FOR PROGRAMMING A MEMORY DEVICE

Patent #:	10147705	Issue Dt:	12/04/2018	Application #:	15438691	Filing Dt:	02/21/2017
Publication #:	US20180240782	Pub Dt:	08/23/2018
Title:	STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH DIE SUBSTRATE EXTENSIONS

Patent #:	10403352	Issue Dt:	09/03/2019	Application #:	15438989	Filing Dt:	02/22/2017
Publication #:	US20180240510	Pub Dt:	08/23/2018
Title:	APPARATUSES AND METHODS FOR COMPUTE IN DATA PATH

Patent #:	10497707	Issue Dt:	12/03/2019	Application #:	15439282	Filing Dt:	02/22/2017
Publication #:	US20170162589	Pub Dt:	06/08/2017
Title:	SEMICONDUCTOR CONSTRUCTIONS WHICH INCLUDE METAL-CONTAINING GATE PORTIONS AND SEMICONDUCTOR-CONTAINING GATE PORTIONS

Patent #:	9858971	Issue Dt:	01/02/2018	Application #:	15439507	Filing Dt:	02/22/2017
Publication #:	US20170162241	Pub Dt:	06/08/2017
Title:	APPARATUSES INCLUDING MULTIPLE READ MODES AND METHODS FOR SAME

Patent #:	10268389	Issue Dt:	04/23/2019	Application #:	15439522	Filing Dt:	02/22/2017
Publication #:	US20180239531	Pub Dt:	08/23/2018
Title:	APPARATUSES AND METHODS FOR IN-MEMORY OPERATIONS

Patent #:	9911653	Issue Dt:	03/06/2018	Application #:	15439678	Filing Dt:	02/22/2017
Publication #:	US20170162440	Pub Dt:	06/08/2017
Title:	LOW CAPACITANCE INTERCONNECT STRUCTURES AND ASSOCIATED SYSTEMS AND METHODS

Patent #:	9899068	Issue Dt:	02/20/2018	Application #:	15439681	Filing Dt:	02/22/2017
Publication #:	US20170162243	Pub Dt:	06/08/2017
Title:	APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY

Patent #:	10510805	Issue Dt:	12/17/2019	Application #:	15439727	Filing Dt:	02/22/2017
Publication #:	US20170229516	Pub Dt:	08/10/2017
Title:	METHODS OF FORMING METAL ON INHOMOGENEOUS SURFACES AND STRUCTURES INCORPORATING METAL ON INHOMOGENEOUS SURFACES

Patent #:	9959931	Issue Dt:	05/01/2018	Application #:	15440430	Filing Dt:	02/23/2017
Publication #:	US20170162265	Pub Dt:	06/08/2017
Title:	PROGRAMMING A MEMORY DEVICE IN RESPONSE TO ITS PROGRAM HISTORY

Patent #:	10404161	Issue Dt:	09/03/2019	Application #:	15440564	Filing Dt:	02/23/2017
Publication #:	US20170163147	Pub Dt:	06/08/2017
Title:	METHODS AND APPARATUS FOR GENERATION OF VOLTAGES

Patent #:	10176851	Issue Dt:	01/08/2019	Application #:	15442086	Filing Dt:	02/24/2017
Publication #:	US20170236565	Pub Dt:	08/17/2017
Title:	LOOP STRUCTURE FOR OPERATIONS IN MEMORY

Patent #:	10290341	Issue Dt:	05/14/2019	Application #:	15442182	Filing Dt:	02/24/2017
Publication #:	US20180247687	Pub Dt:	08/30/2018
Title:	SELF-REFERENCE FOR FERROELECTRIC MEMORY

Patent #:	10199356	Issue Dt:	02/05/2019	Application #:	15442392	Filing Dt:	02/24/2017
Publication #:	US20180247915	Pub Dt:	08/30/2018
Title:	SEMICONDUCTOR DEVICE ASSEMBLIES WITH ELECTRICALLY FUNCTIONAL HEAT TRANSFER STRUCTURES

Patent #:	10002647	Issue Dt:	06/19/2018	Application #:	15442501	Filing Dt:	02/24/2017
Title:	APPARATUSES AND METHODS FOR SHARING TRANSMISSION VIAS FOR MEMORY DEVICES

Patent #:	10020056	Issue Dt:	07/10/2018	Application #:	15443548	Filing Dt:	02/27/2017
Publication #:	US20170178730	Pub Dt:	06/22/2017
Title:	METHODS AND APPARATUSES INCLUDING A STRING OF MEMORY CELLS HAVING A FIRST SELECT TRANSISTOR COUPLED TO A SECOND SELECT TRANSISTOR

Patent #:	9972363	Issue Dt:	05/15/2018	Application #:	15444980	Filing Dt:	02/28/2017
Publication #:	US20170169863	Pub Dt:	06/15/2017
Title:	APPARATUS FOR IMPEDANCE ADJUSTMENT AND METHODS OF THEIR OPERATION

Patent #:	10115457	Issue Dt:	10/30/2018	Application #:	15444982	Filing Dt:	02/28/2017
Publication #:	US20170169885	Pub Dt:	06/15/2017
Title:	THRESHOLD VOLTAGE DISTRIBUTION DETERMINATION BY SENSING COMMON SOURCE LINE CURRENTS

Patent #:	10090026	Issue Dt:	10/02/2018	Application #:	15445795	Filing Dt:	02/28/2017
Publication #:	US20180247690	Pub Dt:	08/30/2018
Title:	APPARATUSES AND METHODS FOR PROVIDING INTERNAL MEMORY COMMANDS AND CONTROL SIGNALS IN SEMICONDUCTOR MEMORIES

Patent #:	10210918	Issue Dt:	02/19/2019	Application #:	15445935	Filing Dt:	02/28/2017
Publication #:	US20180247683	Pub Dt:	08/30/2018
Title:	APPARATUSES AND METHODS FOR DETERMINING A PHASE RELATIONSHIP BETWEEN AN INPUT CLOCK SIGNAL AND A MULTIPHASE CLOCK SIGNAL

Patent #:	9786612	Issue Dt:	10/10/2017	Application #:	15446583	Filing Dt:	03/01/2017
Publication #:	US20170179045	Pub Dt:	06/22/2017
Title:	METHODS OF PROCESSING WAFER-LEVEL ASSEMBLIES TO REDUCE WARPAGE, AND RELATED ASSEMBLIES

Patent #:	10070432	Issue Dt:	09/04/2018	Application #:	15447699	Filing Dt:	03/02/2017
Publication #:	US20180255546	Pub Dt:	09/06/2018
Title:	WIRELESS DEVICES AND SYSTEMS INCLUDING EXAMPLES OF CONFIGURATION MODES FOR BASEBAND UNITS AND REMOTE RADIO HEADS

Patent #:	10142137	Issue Dt:	11/27/2018	Application #:	15447731	Filing Dt:	03/02/2017
Publication #:	US20180254930	Pub Dt:	09/06/2018
Title:	WIRELESS DEVICES AND SYSTEMS INCLUDING EXAMPLES OF FULL DUPLEX TRANSMISSION

Patent #:	10082975	Issue Dt:	09/25/2018	Application #:	15447822	Filing Dt:	03/02/2017
Publication #:	US20180253243	Pub Dt:	09/06/2018
Title:	OBFUSCATION-ENHANCED MEMORY ENCRYPTION

Patent #:	10075392	Issue Dt:	09/11/2018	Application #:	15447867	Filing Dt:	03/02/2017
Publication #:	US20180255001	Pub Dt:	09/06/2018
Title:	METHODS AND APPARATUSES FOR PROCESSING MULTIPLE COMMUNICATIONS SIGNALS WITH A SINGLE INTEGRATED CIRCUIT CHIP

Patent #:	11055657	Issue Dt:	07/06/2021	Application #:	15447893	Filing Dt:	03/02/2017
Publication #:	US20180253679	Pub Dt:	09/06/2018
Title:	METHODS AND APPARATUSES FOR DETERMINING REAL-TIME LOCATION INFORMATION OF RFID DEVICES

Patent #:	10134481	Issue Dt:	11/20/2018	Application #:	15449426	Filing Dt:	03/03/2017
Publication #:	US20170345511	Pub Dt:	11/30/2017
Title:	PRE-COMPENSATION OF MEMORY THRESHOLD VOLTAGE

Patent #:	10079050	Issue Dt:	09/18/2018	Application #:	15449643	Filing Dt:	03/03/2017
Publication #:	US20180254075	Pub Dt:	09/06/2018
Title:	APPARATUSES AND METHODS FOR PROVIDING AN INDICATOR OF OPERATIONAL READINESS OF VARIOUS CIRCUITS OF A SEMICONDUCTOR DEVICE FOLLOWING POWER UP

Patent #:	10020046	Issue Dt:	07/10/2018	Application #:	15449688	Filing Dt:	03/03/2017
Title:	STACK REFRESH CONTROL FOR MEMORY DEVICE

Patent #:	10170490	Issue Dt:	01/01/2019	Application #:	15450638	Filing Dt:	03/06/2017
Publication #:	US20180254282	Pub Dt:	09/06/2018
Title:	MEMORY DEVICE INCLUDING PASS TRANSISTORS IN MEMORY TIERS

Patent #:	10224337	Issue Dt:	03/05/2019	Application #:	15450893	Filing Dt:	03/06/2017
Publication #:	US20170179143	Pub Dt:	06/22/2017
Title:	MEMORY HAVING A CONTINUOUS CHANNEL

Patent #:	10559367	Issue Dt:	02/11/2020	Application #:	15451022	Filing Dt:	03/06/2017
Publication #:	US20170178738	Pub Dt:	06/22/2017
Title:	REDUCING PROGRAMMING DISTURBANCE IN MEMORY DEVICES

Patent #:	10366901	Issue Dt:	07/30/2019	Application #:	15451090	Filing Dt:	03/06/2017
Publication #:	US20180254283	Pub Dt:	09/06/2018
Title:	Integrated Structures, Capacitors and Methods of Forming Capacitors

Patent #:	10147606	Issue Dt:	12/04/2018	Application #:	15452467	Filing Dt:	03/07/2017
Publication #:	US20180261451	Pub Dt:	09/13/2018
Title:	METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES INCLUDING LINEAR STRUCTURES SUBSTANTIALLY ALIGNED WITH OTHER STRUCTURES

Patent #:	9892797	Issue Dt:	02/13/2018	Application #:	15452537	Filing Dt:	03/07/2017
Publication #:	US20170178732	Pub Dt:	06/22/2017
Title:	APPARATUSES AND METHODS FOR CHARGING A GLOBAL ACCESS LINE PRIOR TO ACCESSING A MEMORY

Patent #:	10204663	Issue Dt:	02/12/2019	Application #:	15454975	Filing Dt:	03/09/2017
Publication #:	US20170178696	Pub Dt:	06/22/2017
Title:	METHODS AND APPARATUSES FOR COMPENSATING FOR SOURCE VOLTAGE

Patent #:	9773807	Issue Dt:	09/26/2017	Application #:	15455859	Filing Dt:	03/10/2017
Title:	Conductive Components and Memory Assemblies

Patent #:	10127969	Issue Dt:	11/13/2018	Application #:	15456164	Filing Dt:	03/10/2017
Publication #:	US20170186475	Pub Dt:	06/29/2017
Title:	MEMORY DEVICE COMMAND RECEIVING AND DECODING METHODS

Patent #:	NONE	Issue Dt:		Application #:	15456175	Filing Dt:	03/10/2017
Publication #:	US20180261281	Pub Dt:	09/13/2018
Title:	METHODS FOR MITIGATING POWER LOSS EVENTS DURING OPERATION OF MEMORY DEVICES AND MEMORY DEVICES EMPLOYING THE SAME

Patent #:	10304771	Issue Dt:	05/28/2019	Application #:	15456254	Filing Dt:	03/10/2017
Publication #:	US20180261539	Pub Dt:	09/13/2018
Title:	Assemblies Having Shield Lines of an Upper Wiring Layer Electrically Coupled with Shield Lines of a Lower Wiring Layer

Patent #:	9928887	Issue Dt:	03/27/2018	Application #:	15457339	Filing Dt:	03/13/2017
Publication #:	US20170186468	Pub Dt:	06/29/2017
Title:	DATA SHIFT BY ELEMENTS OF A VECTOR IN MEMORY

Patent #:	10770470	Issue Dt:	09/08/2020	Application #:	15457473	Filing Dt:	03/13/2017
Publication #:	US20170250190	Pub Dt:	08/31/2017
Title:	MEMORY ARRAY HAVING CONNECTIONS GOING THROUGH CONTROL GATES

Patent #:	10798840	Issue Dt:	10/06/2020	Application #:	15458516	Filing Dt:	03/14/2017
Publication #:	US20170265319	Pub Dt:	09/14/2017
Title:	FOLDING DEVICE STAND FOR PORTABLE DEVICES

Patent #:	9978772	Issue Dt:	05/22/2018	Application #:	15458572	Filing Dt:	03/14/2017
Title:	Memory Cells and Integrated Structures

Patent #:	10062703	Issue Dt:	08/28/2018	Application #:	15459136	Filing Dt:	03/15/2017
Publication #:	US20170186757	Pub Dt:	06/29/2017
Title:	METHODS OF FORMING A FERROELECTRIC MEMORY CELL

Patent #:	9881665	Issue Dt:	01/30/2018	Application #:	15460206	Filing Dt:	03/15/2017
Publication #:	US20170186479	Pub Dt:	06/29/2017
Title:	SEMICONDUCTOR MEMORY DEVICE INCLUDING OUTPUT BUFFER

Patent #:	NONE	Issue Dt:		Application #:	15460296	Filing Dt:	03/16/2017
Publication #:	US20170199702	Pub Dt:	07/13/2017
Title:	SOLID STATE MEMORY FORMATTING WITH PADDING BETWEEN PORTIONS OF SYSTEM DATA

Patent #:	10312944	Issue Dt:	06/04/2019	Application #:	15461623	Filing Dt:	03/17/2017
Publication #:	US20180269904	Pub Dt:	09/20/2018
Title:	ERROR CORRECTION CODE (ECC) OPERATIONS IN MEMORY FOR PROVIDING REDUNDANT ERROR CORRECTION

Patent #:	10331514	Issue Dt:	06/25/2019	Application #:	15461672	Filing Dt:	03/17/2017
Publication #:	US20180267851	Pub Dt:	09/20/2018
Title:	TIERED ERROR CORRECTION CODE (ECC) OPERATIONS IN MEMORY

Patent #:	10164178	Issue Dt:	12/25/2018	Application #:	15462618	Filing Dt:	03/17/2017
Publication #:	US20170256710	Pub Dt:	09/07/2017
Title:	METHODS FOR FORMING NARROW VERTICAL PILLARS AND INTEGRATED CIRCUIT DEVICES HAVING THE SAME

Patent #:	9959220	Issue Dt:	05/01/2018	Application #:	15463504	Filing Dt:	03/20/2017
Publication #:	US20170192911	Pub Dt:	07/06/2017
Title:	MEMORY TILE ACCESS AND SELECTION PATTERNS

Patent #:	9948300	Issue Dt:	04/17/2018	Application #:	15464012	Filing Dt:	03/20/2017
Title:	APPARATUSES AND METHODS FOR PARTIAL BIT DE-EMPHASIS

Patent #:	10325926	Issue Dt:	06/18/2019	Application #:	15464060	Filing Dt:	03/20/2017
Publication #:	US20170194351	Pub Dt:	07/06/2017
Title:	SEMICONDUCTOR-METAL-ON-INSULATOR STRUCTURES, METHODS OF FORMING SUCH STRUCTURES, AND SEMICONDUCTOR DEVICES INCLUDING SUCH STRUCTURES

Patent #:	11081625	Issue Dt:	08/03/2021	Application #:	15464596	Filing Dt:	03/21/2017
Publication #:	US20170194537	Pub Dt:	07/06/2017
Title:	PACKAGED LEDS WITH PHOSPHOR FILMS, AND ASSOCIATED SYSTEMS AND METHODS

Patent #:	9984740	Issue Dt:	05/29/2018	Application #:	15464907	Filing Dt:	03/21/2017
Title:	TIMING CONTROL FOR INPUT RECEIVER

Patent #:	10838899	Issue Dt:	11/17/2020	Application #:	15465340	Filing Dt:	03/21/2017
Publication #:	US20180275883	Pub Dt:	09/27/2018
Title:	APPARATUSES AND METHODS FOR IN-MEMORY DATA SWITCHING NETWORKS

Patent #:	10164817	Issue Dt:	12/25/2018	Application #:	15465421	Filing Dt:	03/21/2017
Publication #:	US20180278461	Pub Dt:	09/27/2018
Title:	METHODS AND APPARATUSES FOR SIGNAL TRANSLATION IN A BUFFERED MEMORY

Patent #:	9876109	Issue Dt:	01/23/2018	Application #:	15465936	Filing Dt:	03/22/2017
Publication #:	US20170194494	Pub Dt:	07/06/2017
Title:	TRANSISTORS HAVING STRAINED CHANNEL UNDER GATE IN A RECESS

Patent #:	11222260	Issue Dt:	01/11/2022	Application #:	15466296	Filing Dt:	03/22/2017
Publication #:	US20180276539	Pub Dt:	09/27/2018
Title:	APPARATUSES AND METHODS FOR OPERATING NEURAL NETWORKS

Patent #:	10185674	Issue Dt:	01/22/2019	Application #:	15466477	Filing Dt:	03/22/2017
Publication #:	US20180276151	Pub Dt:	09/27/2018
Title:	APPARATUS AND METHODS FOR IN DATA PATH COMPUTE OPERATIONS

Patent #:	10163977	Issue Dt:	12/25/2018	Application #:	15466689	Filing Dt:	03/22/2017
Title:	CHALCOGENIDE MEMORY DEVICE COMPONENTS AND COMPOSITION

Patent #:	10121906	Issue Dt:	11/06/2018	Application #:	15467765	Filing Dt:	03/23/2017
Publication #:	US20170194348	Pub Dt:	07/06/2017
Title:	Vertical Memory Strings, and Vertically-Stacked Structures

Patent #:	9786841	Issue Dt:	10/10/2017	Application #:	15468225	Filing Dt:	03/24/2017
Publication #:	US20170200887	Pub Dt:	07/13/2017
Title:	SEMICONDUCTOR DEVICES WITH MAGNETIC REGIONS AND ATTRACTER MATERIAL AND METHODS OF FABRICATION

Patent #:	10146719	Issue Dt:	12/04/2018	Application #:	15468742	Filing Dt:	03/24/2017
Publication #:	US20180277175	Pub Dt:	09/27/2018
Title:	SEMICONDUCTOR LAYERED DEVICE WITH DATA BUS

Patent #:	10387336	Issue Dt:	08/20/2019	Application #:	15469287	Filing Dt:	03/24/2017
Publication #:	US20180276146	Pub Dt:	09/27/2018
Title:	MEMORY PROTECTION BASED ON SYSTEM STATE

Patent #:	10262715	Issue Dt:	04/16/2019	Application #:	15469865	Filing Dt:	03/27/2017
Publication #:	US20180277181	Pub Dt:	09/27/2018
Title:	MULTIPLE PLATE LINE ARCHITECTURE FOR MULTIDECK MEMORY ARRAY

Patent #:	9870820	Issue Dt:	01/16/2018	Application #:	15470492	Filing Dt:	03/27/2017
Publication #:	US20170200497	Pub Dt:	07/13/2017
Title:	APPARATUSES AND METHODS FOR CURRENT LIMITATION IN THRESHOLD SWITCHING MEMORIES

Patent #:	10049721	Issue Dt:	08/14/2018	Application #:	15470516	Filing Dt:	03/27/2017
Title:	APPARATUSES AND METHODS FOR IN-MEMORY OPERATIONS

Patent #:	10664411	Issue Dt:	05/26/2020	Application #:	15470590	Filing Dt:	03/27/2017
Publication #:	US20170199828	Pub Dt:	07/13/2017
Title:	CHAINED BUS MEMORY DEVICE

Patent #:	10573721	Issue Dt:	02/25/2020	Application #:	15470617	Filing Dt:	03/27/2017
Publication #:	US20170200801	Pub Dt:	07/13/2017
Title:	DEVICES AND METHODS INCLUDING AN ETCH STOP PROTECTION MATERIAL

Patent #:	10423363	Issue Dt:	09/24/2019	Application #:	15470698	Filing Dt:	03/27/2017
Publication #:	US20170199708	Pub Dt:	07/13/2017
Title:	APPARATUSES AND METHODS FOR CONFIGURING I/OS OF MEMORY FOR HYBRID MEMORY MODULES

Patent #:	9899254	Issue Dt:	02/20/2018	Application #:	15471420	Filing Dt:	03/28/2017
Publication #:	US20170200635	Pub Dt:	07/13/2017
Title:	FORMING ARRAY CONTACTS IN SEMICONDUCTOR MEMORIES

Patent #:	9899413	Issue Dt:	02/20/2018	Application #:	15472052	Filing Dt:	03/28/2017
Publication #:	US20170200737	Pub Dt:	07/13/2017
Title:	Integrated Structures and Methods of Forming Vertically-Stacked Memory Cells

Patent #:	10418311	Issue Dt:	09/17/2019	Application #:	15472184	Filing Dt:	03/28/2017
Publication #:	US20180286795	Pub Dt:	10/04/2018
Title:	METHOD OF FORMING VIAS USING SILICON ON INSULATOR SUBSTRATE

Patent #:	10318381	Issue Dt:	06/11/2019	Application #:	15472957	Filing Dt:	03/29/2017
Publication #:	US20180285187	Pub Dt:	10/04/2018
Title:	SELECTIVE ERROR RATE INFORMATION FOR MULTIDIMENSIONAL MEMORY

Patent #:	10153428	Issue Dt:	12/11/2018	Application #:	15473338	Filing Dt:	03/29/2017
Publication #:	US20170271582	Pub Dt:	09/21/2017
Title:	STRUCTURES INCORPORATING AND METHODS OF FORMING METAL LINES INCLUDING CARBON

Patent #:	9916880	Issue Dt:	03/13/2018	Application #:	15474353	Filing Dt:	03/30/2017
Publication #:	US20170206942	Pub Dt:	07/20/2017
Title:	APPARATUSES, CIRCUITS, AND METHODS FOR BIASING SIGNAL LINES

Patent #:	10103290	Issue Dt:	10/16/2018	Application #:	15474786	Filing Dt:	03/30/2017
Publication #:	US20170207366	Pub Dt:	07/20/2017
Title:	ULTRATHIN SOLID STATE DIES AND METHODS OF MANUFACTURING THE SAME

Patent #:	10056359	Issue Dt:	08/21/2018	Application #:	15474854	Filing Dt:	03/30/2017
Publication #:	US20170207206	Pub Dt:	07/20/2017
Title:	MICROELECTRONIC DIE PACKAGES WITH METAL LEADS, INCLUDING METAL LEADS FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS

Patent #:	10552311	Issue Dt:	02/04/2020	Application #:	15477169	Filing Dt:	04/03/2017
Publication #:	US20170206157	Pub Dt:	07/20/2017
Title:	RECOVERY FOR NON-VOLATILE MEMORY AFTER POWER LOSS

Patent #:	10134647	Issue Dt:	11/20/2018	Application #:	15478133	Filing Dt:	04/03/2017
Publication #:	US20170207139	Pub Dt:	07/20/2017
Title:	METHODS FOR FORMING INTERCONNECT ASSEMBLIES WITH PROBED BOND PADS

Patent #:	10049756	Issue Dt:	08/14/2018	Application #:	15478312	Filing Dt:	04/04/2017
Publication #:	US20170206977	Pub Dt:	07/20/2017
Title:	MEMORY DEVICES THAT APPLY A PROGRAMMING POTENTIAL TO A MEMORY CELL IN A STRING COUPLED TO A SOURCE AND DATA LINE CONCURRENTLY WITH BIASING THE DATA LINE TO A GREATER POTENTIAL THAN THE SOURCE

Patent #:	10380018	Issue Dt:	08/13/2019	Application #:	15478631	Filing Dt:	04/04/2017
Publication #:	US20180285258	Pub Dt:	10/04/2018
Title:	GARBAGE COLLECTION

Patent #:	10325668	Issue Dt:	06/18/2019	Application #:	15479356	Filing Dt:	04/05/2017
Publication #:	US20180293001	Pub Dt:	10/11/2018
Title:	OPERATION OF MIXED MODE BLOCKS

Patent #:	10163978	Issue Dt:	12/25/2018	Application #:	15479403	Filing Dt:	04/05/2017
Publication #:	US20170207273	Pub Dt:	07/20/2017
Title:	MEMORY CELL WITH INDEPENDENTLY-SIZED ELEMENTS

Patent #:	10115465	Issue Dt:	10/30/2018	Application #:	15479520	Filing Dt:	04/05/2017
Publication #:	US20170206967	Pub Dt:	07/20/2017
Title:	FUNCTIONAL DATA PROGRAMMING IN A NON-VOLATILE MEMORY

Patent #:	10050084	Issue Dt:	08/14/2018	Application #:	15481208	Filing Dt:	04/06/2017
Publication #:	US20170263684	Pub Dt:	09/14/2017
Title:	REPLACEMENT MATERIALS PROCESSES FOR FORMING CROSS POINT MEMORY

Patent #:	10157769	Issue Dt:	12/18/2018	Application #:	15481301	Filing Dt:	04/06/2017
Publication #:	US20170213761	Pub Dt:	07/27/2017
Title:	Semiconductor Devices Including a Diode Structure Over a Conductive Strap and Methods of Forming Such Semiconductor Devices

Patent #:	10217719	Issue Dt:	02/26/2019	Application #:	15481331	Filing Dt:	04/06/2017
Publication #:	US20180294249	Pub Dt:	10/11/2018
Title:	SEMICONDUCTOR DEVICE ASSEMBLIES WITH MOLDED SUPPORT SUBSTRATES

Patent #:	10096655	Issue Dt:	10/09/2018	Application #:	15482016	Filing Dt:	04/07/2017
Publication #:	US20180294312	Pub Dt:	10/11/2018
Title:	THREE DIMENSIONAL MEMORY ARRAY

Patent #:	10097169	Issue Dt:	10/09/2018	Application #:	15482020	Filing Dt:	04/07/2017
Publication #:	US20180294806	Pub Dt:	10/11/2018
Title:	METHOD AND APPARATUS FOR REDUCING IMPACT OF TRANSISTOR RANDOM MISMATCH IN CIRCUITS

Patent #:	10324634	Issue Dt:	06/18/2019	Application #:	15482263	Filing Dt:	04/07/2017
Publication #:	US20180293002	Pub Dt:	10/11/2018
Title:	METHODS OF BIT-FLAGGED SKETCH-BASED MEMORY MANAGEMENT AND MEMORY DEVICES UTILIZING THE SAME

Patent #:	10379757	Issue Dt:	08/13/2019	Application #:	15482288	Filing Dt:	04/07/2017
Publication #:	US20180293005	Pub Dt:	10/11/2018
Title:	METHODS OF SKETCH-BASED MEMORY MANAGEMENT AND MEMORY DEVICES UTILIZING THE SAME

Patent #:	10452282	Issue Dt:	10/22/2019	Application #:	15482337	Filing Dt:	04/07/2017
Publication #:	US20180293003	Pub Dt:	10/11/2018
Title:	MEMORY MANAGEMENT

Patent #:	10664171	Issue Dt:	05/26/2020	Application #:	15483804	Filing Dt:	04/10/2017
Publication #:	US20170212694	Pub Dt:	07/27/2017
Title:	MEMORY SYSTEMS AND METHODS INCLUDING TRAINING, DATA ORGANIZING, AND/OR SHADOWING

Patent #:	10014061	Issue Dt:	07/03/2018	Application #:	15484369	Filing Dt:	04/11/2017
Title:	METHODS AND APPARATUS HAVING MULTIPLE SELECT GATES OF DIFFERENT RANGES OF THRESHOLD VOLTAGES CONNECTED IN SERIES WITH MEMORY CELLS

100

Patent #:	10635613	Issue Dt:	04/28/2020	Application #:	15484744	Filing Dt:	04/11/2017
Publication #:	US20180293000	Pub Dt:	10/11/2018
Title:	TRANSACTION IDENTIFICATION

Assignor

JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT

Exec Dt:

07/31/2019

Assignees

MICRON TECHNOLOGY, INC.

8000 S FEDERAL WAY

BOISE, IDAHO 83707

MICRON SEMICONDUCTOR PRODUCTS, INC.

8000 S FEDERAL WAY

BOISE, IDAHO 83707

Correspondence name and address
	WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
	ONE MARKET, SPEAR TOWER, SUITE 3300
	SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 12:40 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6