skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/28/2019
Application #:
15633595
Filing Dt:
06/26/2017
Publication #:
Pub Dt:
12/27/2018
Title:
APPARATUSES WITH COMPENSATOR LINES LAID OUT ALONG WORDLINES AND SPACED APART FROM WORDLINES BY DIELECTRIC, COMPENSATOR LINES BEING INDEPENDENTLY CONTROLLED RELATIVE TO THE WORDLINES PROVIDING INCREASED ON-CURRENT IN WORDLINES, REDUCED LEAKAGE IN COUPLED TRANSISTORS AND LONGER RETENTION TIME IN COUPLED MEMORY CELLS
2
Patent #:
Issue Dt:
04/03/2018
Application #:
15635071
Filing Dt:
06/27/2017
Publication #:
Pub Dt:
10/26/2017
Title:
APPARATUSES AND METHODS FOR DETECTING FREQUENCY RANGES CORRESPONDING TO SIGNAL DELAYS OF CONDUCTIVE VIAS
3
Patent #:
Issue Dt:
07/30/2019
Application #:
15635814
Filing Dt:
06/28/2017
Publication #:
Pub Dt:
10/19/2017
Title:
RESISTANCE VARIABLE MEMORY SENSING USING PROGRAMMING SIGNALS
4
Patent #:
Issue Dt:
05/14/2019
Application #:
15635945
Filing Dt:
06/28/2017
Publication #:
Pub Dt:
10/19/2017
Title:
MEMORY CELLS HAVING A NUMBER OF CONDUCTIVE DIFFUSION BARRIER MATERIALS AND MANUFACTURING METHODS
5
Patent #:
Issue Dt:
06/05/2018
Application #:
15636344
Filing Dt:
06/28/2017
Publication #:
Pub Dt:
12/07/2017
Title:
POWER REDUCTION FOR A SENSING OPERATION OF A MEMORY CELL
6
Patent #:
Issue Dt:
02/26/2019
Application #:
15636379
Filing Dt:
06/28/2017
Publication #:
Pub Dt:
10/19/2017
Title:
SYSTEM AND METHOD FOR DUTY CYCLE CORRECTION
7
Patent #:
Issue Dt:
02/25/2020
Application #:
15637327
Filing Dt:
06/29/2017
Publication #:
Pub Dt:
10/19/2017
Title:
SYSTEMS AND METHODS FOR IMPROVING EFFICIENCIES OF A MEMORY SYSTEM
8
Patent #:
Issue Dt:
05/21/2019
Application #:
15637328
Filing Dt:
06/29/2017
Publication #:
Pub Dt:
10/19/2017
Title:
MEMORY DEVICES INCLUDING CAPACITOR STRUCTURES HAVING IMPROVED AREA EFFICIENCY
9
Patent #:
Issue Dt:
03/27/2018
Application #:
15637961
Filing Dt:
06/29/2017
Publication #:
Pub Dt:
10/19/2017
Title:
APPARATUSES AND METHODS FOR PROVIDING DATA TO A CONFIGURABLE STORAGE AREA
10
Patent #:
Issue Dt:
04/24/2018
Application #:
15638718
Filing Dt:
06/30/2017
Publication #:
Pub Dt:
11/30/2017
Title:
METHODS OF OPERATING MEMORY UNDER ERASE CONDITIONS
11
Patent #:
Issue Dt:
05/01/2018
Application #:
15640041
Filing Dt:
06/30/2017
Publication #:
Pub Dt:
01/04/2018
Title:
APPARATUS PROVIDING SIMPLIFIED ALIGNMENT OF OPTICAL FIBER IN PHOTONIC INTEGRATED CIRCUITS
12
Patent #:
Issue Dt:
12/19/2017
Application #:
15640959
Filing Dt:
07/03/2017
Publication #:
Pub Dt:
11/02/2017
Title:
APPARATUSES AND METHODS FOR MIXED CHARGE PUMPS WITH VOLTAGE REGULATOR CIRCUITS
13
Patent #:
Issue Dt:
08/07/2018
Application #:
15641020
Filing Dt:
07/03/2017
Publication #:
Pub Dt:
12/21/2017
Title:
ARRAY DATA BIT INVERSION
14
Patent #:
Issue Dt:
06/19/2018
Application #:
15641071
Filing Dt:
07/03/2017
Publication #:
Pub Dt:
11/02/2017
Title:
METHOD OF FORMING CONDUCTIVE MATERIAL OF A BURIED TRANSISTOR GATE LINE AND METHOD OF FORMING A BURIED TRANSISTOR GATE LINE
15
Patent #:
Issue Dt:
03/26/2019
Application #:
15641118
Filing Dt:
07/03/2017
Publication #:
Pub Dt:
10/19/2017
Title:
SEMICONDUCTOR DEVICE SUPPRESSING BTI DETERIORATION
16
Patent #:
NONE
Issue Dt:
Application #:
15641475
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
MEMORY CELL STRUCTURES
17
Patent #:
Issue Dt:
05/21/2019
Application #:
15641478
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
TRENCH ISOLATION INTERFACES
18
Patent #:
Issue Dt:
12/11/2018
Application #:
15641521
Filing Dt:
07/05/2017
Title:
MEMORY CELLS HAVING AN ACCESS GATE AND A CONTROL GATE AND DIELECTRIC STACKS ABOVE AND BELOW THE ACCESS GATE
19
Patent #:
Issue Dt:
09/10/2019
Application #:
15641558
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
INTEGRATED COMPUTING STRUCTURES FORMED ON SILICON
20
Patent #:
Issue Dt:
12/11/2018
Application #:
15641597
Filing Dt:
07/05/2017
Title:
MEMORY CELLS PROGRAMMED VIA MULTI-MECHANISM CHARGE TRANSPORTS
21
Patent #:
Issue Dt:
12/11/2018
Application #:
15641628
Filing Dt:
07/05/2017
Title:
MEMORY CONFIGURATIONS
22
Patent #:
Issue Dt:
04/16/2019
Application #:
15641691
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
MULTIFUNCTIONAL MEMORY CELLS
23
Patent #:
Issue Dt:
08/06/2019
Application #:
15641704
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
MEMORY ARRAYS
24
Patent #:
Issue Dt:
01/08/2019
Application #:
15641736
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
MULTIFUNCTIONAL MEMORY CELLS
25
Patent #:
Issue Dt:
05/28/2019
Application #:
15641783
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
SELF-REFERENCE SENSING FOR MEMORY CELLS
26
Patent #:
Issue Dt:
04/30/2019
Application #:
15641828
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
GATED DIODE MEMORY CELLS
27
Patent #:
Issue Dt:
07/16/2019
Application #:
15642145
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
APPARATUSES AND METHODS FOR CONTROLLING WORD LINES AND SENSE AMPLIFIERS
28
Patent #:
Issue Dt:
08/27/2019
Application #:
15642148
Filing Dt:
07/05/2017
Publication #:
Pub Dt:
01/10/2019
Title:
Memory Cells Having a Controlled-Conductivity Region
29
Patent #:
Issue Dt:
09/17/2019
Application #:
15642410
Filing Dt:
07/06/2017
Publication #:
Pub Dt:
10/19/2017
Title:
THRESHOLD VOLTAGE MARGIN ANALYSIS
30
Patent #:
Issue Dt:
11/06/2018
Application #:
15642577
Filing Dt:
07/06/2017
Publication #:
Pub Dt:
10/26/2017
Title:
MAGNETIC STRUCTURES, SEMICONDUCTOR STRUCTURES, AND SEMICONDUCTOR DEVICES
31
Patent #:
Issue Dt:
01/29/2019
Application #:
15642673
Filing Dt:
07/06/2017
Publication #:
Pub Dt:
10/26/2017
Title:
MEMORY CELLS INCLUDING DIELECTRIC MATERIALS, MEMORY DEVICES INCLUDING THE MEMORY CELLS, AND METHODS OF FORMING SAME
32
Patent #:
Issue Dt:
04/02/2019
Application #:
15642723
Filing Dt:
07/06/2017
Publication #:
Pub Dt:
10/19/2017
Title:
APPARATUSES AND METHODS FOR PARITY DETERMINATION USING SENSING CIRCUITRY
33
Patent #:
Issue Dt:
11/27/2018
Application #:
15642906
Filing Dt:
07/06/2017
Title:
INTERFACE COMPONENTS
34
Patent #:
Issue Dt:
12/25/2018
Application #:
15643361
Filing Dt:
07/06/2017
Publication #:
Pub Dt:
10/26/2017
Title:
APPARATUSES AND METHODS FOR MEMORY OPERATIONS HAVING VARIABLE LATENCIES
35
Patent #:
Issue Dt:
08/20/2019
Application #:
15644297
Filing Dt:
07/07/2017
Publication #:
Pub Dt:
10/26/2017
Title:
MEMORY CELL MATERIALS AND SEMICONDUCTOR DEVICE STRUCTURES
36
Patent #:
Issue Dt:
10/30/2018
Application #:
15644383
Filing Dt:
07/07/2017
Title:
APPARATUSES COMPRISING SEMICONDUCTOR DIES IN FACE-TO-FACE ARRANGEMENTS
37
Patent #:
Issue Dt:
12/25/2018
Application #:
15644401
Filing Dt:
07/07/2017
Publication #:
Pub Dt:
10/26/2017
Title:
CIRCUITS, APPARATUSES, AND METHODS FOR FREQUENCY DIVISION
38
Patent #:
Issue Dt:
06/25/2019
Application #:
15645009
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
10/26/2017
Title:
METHODS OF OPERATING A MEMORY DEVICE COMPARING INPUT DATA TO DATA STORED IN MEMORY CELLS COUPLED TO A DATA LINE
39
Patent #:
Issue Dt:
09/25/2018
Application #:
15645106
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
12/21/2017
Title:
MEMORY CELL IMPRINT AVOIDANCE
40
Patent #:
Issue Dt:
09/11/2018
Application #:
15645128
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
12/14/2017
Title:
BOOSTING A DIGIT LINE VOLTAGE FOR A WRITE OPERATION
41
Patent #:
Issue Dt:
04/03/2018
Application #:
15645130
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
12/07/2017
Title:
ACCESSING MEMORY CELLS IN PARALLEL IN A CROSS-POINT ARRAY
42
Patent #:
Issue Dt:
10/15/2019
Application #:
15645202
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
01/10/2019
Title:
NAND Memory Arrays, and Devices Comprising Semiconductor Channel Material and Nitrogen
43
Patent #:
Issue Dt:
06/05/2018
Application #:
15645238
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
10/26/2017
Title:
SIMULATING ACCESS LINES
44
Patent #:
Issue Dt:
05/25/2021
Application #:
15645252
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
10/26/2017
Title:
OVERFLOW DETECTION AND CORRECTION IN STATE MACHINE ENGINES
45
Patent #:
Issue Dt:
03/03/2020
Application #:
15645635
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
10/26/2017
Title:
SEMICONDUCTOR APPARATUS WITH MULTIPLE TIERS, AND METHODS
46
Patent #:
Issue Dt:
05/12/2020
Application #:
15645694
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
01/10/2019
Title:
SECURE SNAPSHOT MANAGEMENT FOR DATA STORAGE DEVICES
47
Patent #:
Issue Dt:
12/12/2017
Application #:
15645894
Filing Dt:
07/10/2017
Publication #:
Pub Dt:
11/02/2017
Title:
SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
48
Patent #:
Issue Dt:
09/04/2018
Application #:
15646874
Filing Dt:
07/11/2017
Publication #:
Pub Dt:
10/26/2017
Title:
APPARATUSES AND METHODS FOR MEMORY OPERATIONS HAVING VARIABLE LATENCIES
49
Patent #:
Issue Dt:
09/24/2019
Application #:
15646903
Filing Dt:
07/11/2017
Publication #:
Pub Dt:
10/26/2017
Title:
OPERATIONAL SIGNALS GENERATED FROM STORED CHARGE
50
Patent #:
Issue Dt:
12/24/2019
Application #:
15647676
Filing Dt:
07/12/2017
Publication #:
Pub Dt:
01/17/2019
Title:
SYSTEM FOR OPTIMIZING ROUTING OF COMMUNICATION BETWEEN DEVICES AND RESOURCE REALLOCATION IN A NETWORK
51
Patent #:
NONE
Issue Dt:
Application #:
15648026
Filing Dt:
07/12/2017
Publication #:
Pub Dt:
10/26/2017
Title:
METHOD FOR EMBEDDING SILICON DIE INTO A STACKED PACKAGE
52
Patent #:
Issue Dt:
02/26/2019
Application #:
15648326
Filing Dt:
07/12/2017
Publication #:
Pub Dt:
11/02/2017
Title:
METHOD AND STRUCTURE PROVIDING OPTICAL ISOLATION OF A WAVEGUIDE ON A SILICON-ON-INSULATOR SUBSTRATE
53
Patent #:
Issue Dt:
08/28/2018
Application #:
15649145
Filing Dt:
07/13/2017
Title:
HALF-FREQUENCY COMMAND PATH
54
Patent #:
Issue Dt:
05/04/2021
Application #:
15650194
Filing Dt:
07/14/2017
Publication #:
Pub Dt:
01/17/2019
Title:
Semiconductor Constructions Having Fluorocarbon Material
55
Patent #:
Issue Dt:
10/16/2018
Application #:
15650274
Filing Dt:
07/14/2017
Title:
Methods of Forming Integrated Circuitry
56
Patent #:
Issue Dt:
09/24/2019
Application #:
15651186
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
57
Patent #:
Issue Dt:
05/14/2019
Application #:
15651464
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
58
Patent #:
Issue Dt:
04/09/2019
Application #:
15651719
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
INTEGRATED STRUCTURES
59
Patent #:
Issue Dt:
05/01/2018
Application #:
15651895
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
DEVICE HAVING INTERNAL VOLTAGE GENERATING CIRCUIT
60
Patent #:
Issue Dt:
04/10/2018
Application #:
15651916
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
Methods of Forming Integrated Structures Comprising Vertical Channel Material and Having Conductively-Doped Semiconductor Material Directly Against Lower Sidewalls of the Channel Material
61
Patent #:
Issue Dt:
01/09/2018
Application #:
15651969
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
SEMICONDUCTOR DEVICE INCLUDING FUSE CIRCUIT
62
Patent #:
Issue Dt:
04/23/2019
Application #:
15651985
Filing Dt:
07/17/2017
Publication #:
Pub Dt:
11/02/2017
Title:
APPARATUS AND METHODS INCLUDING A BIPOLAR JUNCTION TRANSISTOR COUPLED TO A STRING OF MEMORY CELLS
63
Patent #:
Issue Dt:
09/03/2019
Application #:
15652632
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
11/02/2017
Title:
LIGHT EMITTING DIODES WITH ENHANCED THERMAL SINKING AND ASSOCIATED METHODS OF OPERATION
64
Patent #:
Issue Dt:
11/20/2018
Application #:
15652724
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
01/18/2018
Title:
Methods Of Forming An Elevationally Extending Conductor Laterally Between A Pair Of Conductive Lines
65
Patent #:
Issue Dt:
10/08/2019
Application #:
15652768
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
09/12/2019
Title:
Method of Forming A Semiconductor Device Including A Pitch Multiplication
66
Patent #:
Issue Dt:
12/18/2018
Application #:
15652986
Filing Dt:
07/18/2017
Title:
DATA OUTPUT FOR HIGH FREQUENCY DOMAIN
67
Patent #:
Issue Dt:
10/22/2019
Application #:
15653181
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
07/05/2018
Title:
Magnetic Memory Device with a Common Source having an Array of Openings, System, and Method of Fabrication
68
Patent #:
Issue Dt:
11/12/2019
Application #:
15653276
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
01/24/2019
Title:
SELF-BOOST, SOURCE FOLLOWING, AND SAMPLE-AND-HOLD FOR ACCESSING MEMORY CELLS
69
Patent #:
Issue Dt:
08/06/2019
Application #:
15653281
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
11/02/2017
Title:
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING PATTERNED RADIATION BLOCKING ON A SEMICONDUCTOR DEVICE
70
Patent #:
Issue Dt:
03/20/2018
Application #:
15653365
Filing Dt:
07/18/2017
Publication #:
Pub Dt:
11/02/2017
Title:
CONDUCTIVE INTERCONNECT STRUCTURES INCORPORATING NEGATIVE THERMAL EXPANSION MATERIALS AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS
71
Patent #:
Issue Dt:
11/13/2018
Application #:
15654331
Filing Dt:
07/19/2017
Publication #:
Pub Dt:
11/02/2017
Title:
SEMICONDUCTOR DEVICE INCLUDING AMPLIFIER
72
Patent #:
Issue Dt:
04/03/2018
Application #:
15654499
Filing Dt:
07/19/2017
Title:
METHODS AND SYSTEMS FOR AVERAGING IMPEDANCE CALIBRATION
73
Patent #:
Issue Dt:
12/25/2018
Application #:
15655644
Filing Dt:
07/20/2017
Title:
OFFSET CANCELLATION FOR LATCHING IN A MEMORY DEVICE
74
Patent #:
Issue Dt:
09/17/2019
Application #:
15655675
Filing Dt:
07/20/2017
Publication #:
Pub Dt:
01/24/2019
Title:
MEMORY PLATE SEGMENTATION TO REDUCE OPERATING POWER
75
Patent #:
Issue Dt:
12/04/2018
Application #:
15656084
Filing Dt:
07/21/2017
Publication #:
Pub Dt:
11/09/2017
Title:
APPARATUSES AND METHODS FOR TARGETED REFRESHING OF MEMORY
76
Patent #:
Issue Dt:
08/14/2018
Application #:
15656690
Filing Dt:
07/21/2017
Publication #:
Pub Dt:
11/09/2017
Title:
MEMORIES HAVING SELECT DEVICES BETWEEN ACCESS LINES AND IN MEMORY CELLS FORMED OF A SAME TYPE OF CIRCUIT ELEMENT
77
Patent #:
Issue Dt:
12/04/2018
Application #:
15656895
Filing Dt:
07/21/2017
Title:
MEMORY DEVICE WITH A MULTIPLEXED COMMAND/ADDRESS BUS
78
Patent #:
Issue Dt:
01/08/2019
Application #:
15656999
Filing Dt:
07/21/2017
Publication #:
Pub Dt:
01/24/2019
Title:
Integrated Assemblies Comprising Stud-Type Capacitors
79
Patent #:
Issue Dt:
08/28/2018
Application #:
15657298
Filing Dt:
07/24/2017
Publication #:
Pub Dt:
12/07/2017
Title:
SYSTEMS AND METHODS FOR WAFER ALIGNMENT
80
Patent #:
Issue Dt:
01/21/2020
Application #:
15657388
Filing Dt:
07/24/2017
Publication #:
Pub Dt:
11/09/2017
Title:
MICROFEATURE WORKPIECES HAVING ALLOYED CONDUCTIVE STRUCTURES, AND ASSOCIATED METHODS
81
Patent #:
Issue Dt:
10/03/2017
Application #:
15657451
Filing Dt:
07/24/2017
Title:
MEMORY DEVICES FOR READING MEMORY CELLS OF DIFFERENT MEMORY PLANES
82
Patent #:
Issue Dt:
11/20/2018
Application #:
15658202
Filing Dt:
07/24/2017
Publication #:
Pub Dt:
11/09/2017
Title:
VERTICAL SOLID-STATE TRANSDUCERS AND HIGH VOLTAGE SOLID-STATE TRANSDUCERS HAVING BURIED CONTACTS AND ASSOCIATED SYSTEMS AND METHODS
83
Patent #:
Issue Dt:
12/04/2018
Application #:
15658276
Filing Dt:
07/24/2017
Title:
DYNAMIC TERMINATION EDGE CONTROL
84
Patent #:
Issue Dt:
02/27/2018
Application #:
15659482
Filing Dt:
07/25/2017
Publication #:
Pub Dt:
12/07/2017
Title:
Integrated Structures Comprising Charge-Storage Regions Along Outer Portions of Vertically-Extending Channel Material
85
Patent #:
Issue Dt:
12/18/2018
Application #:
15659728
Filing Dt:
07/26/2017
Title:
PROGRAM OPERATIONS IN MEMORY
86
Patent #:
Issue Dt:
11/13/2018
Application #:
15659994
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
12/07/2017
Title:
CHARGE SHARING BETWEEN MEMORY CELL PLATES USING A CONDUCTIVE PATH
87
Patent #:
Issue Dt:
01/07/2020
Application #:
15660210
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
11/09/2017
Title:
SEMICONDUCTOR PACKAGE WITH MULTIPLE COPLANAR INTERPOSERS
88
Patent #:
Issue Dt:
11/13/2018
Application #:
15660387
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
11/23/2017
Title:
METHODS OF TESTING SEMICONDUCTOR DEVICES COMPRISING A DIE STACK HAVING PROTRUDING CONDUCTIVE ELEMENTS
89
Patent #:
Issue Dt:
03/05/2019
Application #:
15660405
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
01/31/2019
Title:
APPARATUSES AND METHODS FOR INDIRECTLY DETECTING PHASE VARIATIONS
90
Patent #:
Issue Dt:
07/09/2019
Application #:
15660417
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
11/09/2017
Title:
MAGNETIC DEVICES WITH MAGNETIC AND GETTER REGIONS AND METHODS OF FORMATION
91
Patent #:
Issue Dt:
01/29/2019
Application #:
15660442
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
01/31/2019
Title:
METHODS OF MAKING SEMICONDUCTOR DEVICE MODULES WITH INCREASED YIELD
92
Patent #:
Issue Dt:
06/02/2020
Application #:
15660491
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
01/31/2019
Title:
SEMICONDUCTOR DEVICES INCLUDING A PASSIVE MATERIAL BETWEEN MEMORY CELLS AND CONDUCTIVE ACCESS LINES, AND RELATED ELECTRONIC DEVICES
93
Patent #:
Issue Dt:
12/17/2019
Application #:
15660829
Filing Dt:
07/26/2017
Publication #:
Pub Dt:
01/31/2019
Title:
SELF-ALIGNED MEMORY DECKS IN CROSS-POINT MEMORY ARRAYS
94
Patent #:
Issue Dt:
12/11/2018
Application #:
15661351
Filing Dt:
07/27/2017
Publication #:
Pub Dt:
11/09/2017
Title:
RESISTIVE MEMORY HAVING CONFINED FILAMENT FORMATION
95
Patent #:
Issue Dt:
07/23/2019
Application #:
15661460
Filing Dt:
07/27/2017
Publication #:
Pub Dt:
11/09/2017
Title:
DYNAMIC ARRAYS AND OVERLAYS WITH BOUNDS POLICIES
96
Patent #:
Issue Dt:
07/10/2018
Application #:
15661846
Filing Dt:
07/27/2017
Publication #:
Pub Dt:
01/04/2018
Title:
LAYOUT OF TRANSMISSION VIAS FOR MEMORY DEVICE
97
Patent #:
Issue Dt:
12/25/2018
Application #:
15662002
Filing Dt:
07/27/2017
Title:
PERIPHERY FILL AND LOCALIZED CAPACITANCE
98
Patent #:
Issue Dt:
06/04/2019
Application #:
15662059
Filing Dt:
07/27/2017
Publication #:
Pub Dt:
01/31/2019
Title:
APPARATUSES AND METHODS FOR CALIBRATING SENSE AMPLIFIERS IN A SEMICONDUCTOR MEMORY
99
Patent #:
NONE
Issue Dt:
Application #:
15662204
Filing Dt:
07/27/2017
Publication #:
Pub Dt:
11/09/2017
Title:
MICROFEATURE WORKPIECES AND METHODS FOR FORMING INTERCONNECTS IN MICROFEATURE WORKPIECES
100
Patent #:
Issue Dt:
07/24/2018
Application #:
15662218
Filing Dt:
07/27/2017
Title:
VARIABLE FILTER CAPACITANCE
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 03:21 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT