skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 16529
Page 154 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
1
Patent #:
10453762
Issue Dt:
10/22/2019
Application #:
15662769
Filing Dt:
07/28/2017
Publication #:
US20190035706
Pub Dt:
01/31/2019
Title:
SHIELDED FAN-OUT PACKAGED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING
2
Patent #:
10586923
Issue Dt:
03/10/2020
Application #:
15662974
Filing Dt:
07/28/2017
Publication #:
US20170346007
Pub Dt:
11/30/2017
Title:
RESISTIVE MEMORY CELL
3
Patent #:
10249348
Issue Dt:
04/02/2019
Application #:
15663545
Filing Dt:
07/28/2017
Publication #:
US20190035434
Pub Dt:
01/31/2019
Title:
APPARATUSES AND METHODS FOR GENERATING A VOLTAGE IN A MEMORY
4
Patent #:
10109339
Issue Dt:
10/23/2018
Application #:
15663641
Filing Dt:
07/28/2017
Title:
MEMORY DEVICES WITH SELECTIVE PAGE-BASED REFRESH
5
Patent #:
9979915
Issue Dt:
05/22/2018
Application #:
15663707
Filing Dt:
07/29/2017
Publication #:
US20170332030
Pub Dt:
11/16/2017
Title:
PIXEL ARRAY WITH SHARED PIXELS IN A SINGLE COLUMN AND ASSOCIATED DEVICES, SYSTEMS, AND METHODS
6
Patent #:
10573592
Issue Dt:
02/25/2020
Application #:
15663774
Filing Dt:
07/30/2017
Publication #:
US20170352620
Pub Dt:
12/07/2017
Title:
Assemblies Having Shield Lines of an Upper Wiring Level Electrically Coupled with Shield Lines of a Lower Wiring Level
7
Patent #:
10083751
Issue Dt:
09/25/2018
Application #:
15664014
Filing Dt:
07/31/2017
Title:
DATA STATE SYNCHRONIZATION
8
Patent #:
10276230
Issue Dt:
04/30/2019
Application #:
15664140
Filing Dt:
07/31/2017
Publication #:
US20180061481
Pub Dt:
03/01/2018
Title:
MEMORY ARRAYS
9
Patent #:
10153281
Issue Dt:
12/11/2018
Application #:
15664143
Filing Dt:
07/31/2017
Publication #:
US20180061834
Pub Dt:
03/01/2018
Title:
Memory Cells and Memory Arrays
10
Patent #:
10157926
Issue Dt:
12/18/2018
Application #:
15664161
Filing Dt:
07/31/2017
Publication #:
US20180061835
Pub Dt:
03/01/2018
Title:
Memory Cells and Memory Arrays
11
Patent #:
10079235
Issue Dt:
09/18/2018
Application #:
15664183
Filing Dt:
07/31/2017
Publication #:
US20180061836
Pub Dt:
03/01/2018
Title:
Memory Cells and Memory Arrays
12
Patent #:
10056386
Issue Dt:
08/21/2018
Application #:
15664217
Filing Dt:
07/31/2017
Publication #:
US20180061837
Pub Dt:
03/01/2018
Title:
Memory Cells and Memory Arrays
13
Patent #:
10534718
Issue Dt:
01/14/2020
Application #:
15664252
Filing Dt:
07/31/2017
Publication #:
US20190034347
Pub Dt:
01/31/2019
Title:
VARIABLE-SIZE TABLE FOR ADDRESS TRANSLATION
14
Patent #:
11113205
Issue Dt:
09/07/2021
Application #:
15664352
Filing Dt:
07/31/2017
Publication #:
US20190034348
Pub Dt:
01/31/2019
Title:
DIE ADDRESSING USING A REDUCED SIZE TRANSLATION TABLE ENTRY
15
Patent #:
10083745
Issue Dt:
09/25/2018
Application #:
15664467
Filing Dt:
07/31/2017
Publication #:
US20170358347
Pub Dt:
12/14/2017
Title:
APPARATUSES, DEVICES AND METHODS FOR SENSING A SNAPBACK EVENT IN A CIRCUIT
16
Patent #:
10091031
Issue Dt:
10/02/2018
Application #:
15664506
Filing Dt:
07/31/2017
Title:
APPARATUS HAVING A DATA RECEIVER WITH A REAL TIME CLOCK DECODING DECISION FEEDBACK EQUALIZER
17
Patent #:
10002666
Issue Dt:
06/19/2018
Application #:
15664546
Filing Dt:
07/31/2017
Publication #:
US20170352420
Pub Dt:
12/07/2017
Title:
FERAM-DRAM HYBRID MEMORY
18
Patent #:
10120754
Issue Dt:
11/06/2018
Application #:
15664589
Filing Dt:
07/31/2017
Publication #:
US20170329671
Pub Dt:
11/16/2017
Title:
DATA STORAGE ERROR PROTECTION
19
Patent #:
10482956
Issue Dt:
11/19/2019
Application #:
15664666
Filing Dt:
07/31/2017
Publication #:
US20170352411
Pub Dt:
12/07/2017
Title:
APPARATUSES AND METHODS FOR BI-DIRECTIONAL ACCESS OF CROSS-POINT ARRAYS
20
Patent #:
10209449
Issue Dt:
02/19/2019
Application #:
15664975
Filing Dt:
07/31/2017
Publication #:
US20170357057
Pub Dt:
12/14/2017
Title:
PHOTONICS GRATING COUPLER AND METHOD OF MANUFACTURE
21
Patent #:
9922683
Issue Dt:
03/20/2018
Application #:
15665062
Filing Dt:
07/31/2017
Publication #:
US20170345463
Pub Dt:
11/30/2017
Title:
POWER DELIVERY CIRCUITRY
22
Patent #:
10037806
Issue Dt:
07/31/2018
Application #:
15665474
Filing Dt:
08/01/2017
Publication #:
US20170330627
Pub Dt:
11/16/2017
Title:
MEMORY CELL PROGRAMMING USING VGVT VALUE
23
Patent #:
10177786
Issue Dt:
01/08/2019
Application #:
15665501
Filing Dt:
08/01/2017
Publication #:
US20170331495
Pub Dt:
11/16/2017
Title:
ADAPTIVE DESATURATION IN MIN-SUM DECODING OF LDPD CODES
24
Patent #:
10109677
Issue Dt:
10/23/2018
Application #:
15665577
Filing Dt:
08/01/2017
Publication #:
US20170358627
Pub Dt:
12/14/2017
Title:
SELECT DEVICE FOR MEMORY CELL APPLICATIONS
25
Patent #:
10062708
Issue Dt:
08/28/2018
Application #:
15666064
Filing Dt:
08/01/2017
Publication #:
US20170358595
Pub Dt:
12/14/2017
Title:
MEMORY BLOCKS AND RELATED DEVICES AND METHODS
26
Patent #:
10347303
Issue Dt:
07/09/2019
Application #:
15666320
Filing Dt:
08/01/2017
Publication #:
US20190043538
Pub Dt:
02/07/2019
Title:
PHASE CONTROL BETWEEN REGULATOR OUTPUTS
27
Patent #:
10204667
Issue Dt:
02/12/2019
Application #:
15666375
Filing Dt:
08/01/2017
Publication #:
US20190043545
Pub Dt:
02/07/2019
Title:
METHODS OF DETERMINING HOST CLOCK FREQUENCY FOR RUN TIME OPTIMIZATION OF MEMORY AND MEMORY DEVICES EMPLOYING THE SAME
28
Patent #:
10540104
Issue Dt:
01/21/2020
Application #:
15666410
Filing Dt:
08/01/2017
Publication #:
US20170329545
Pub Dt:
11/16/2017
Title:
SYSTEMS AND METHODS FOR PACKING DATA IN A SCALABLE MEMORY SYSTEM PROTOCOL
29
Patent #:
10355002
Issue Dt:
07/16/2019
Application #:
15667159
Filing Dt:
08/02/2017
Publication #:
US20180061840
Pub Dt:
03/01/2018
Title:
Memory Cells, Methods Of Forming An Array Of Two Transistor-One Capacitor Memory Cells, And Methods Used In Fabricating Integrated Circuitry
30
Patent #:
10115438
Issue Dt:
10/30/2018
Application #:
15667234
Filing Dt:
08/02/2017
Publication #:
US20180061460
Pub Dt:
03/01/2018
Title:
Sense Amplifier Constructions
31
Patent #:
10067890
Issue Dt:
09/04/2018
Application #:
15667358
Filing Dt:
08/02/2017
Publication #:
US20170329534
Pub Dt:
11/16/2017
Title:
APPARATUSES AND METHODS FOR VARIABLE LATENCY MEMORY OPERATIONS
32
Patent #:
10134978
Issue Dt:
11/20/2018
Application #:
15667364
Filing Dt:
08/02/2017
Publication #:
US20170358737
Pub Dt:
12/14/2017
Title:
MAGNETIC CELL STRUCTURES, AND METHODS OF FABRICATION
33
Patent #:
10615069
Issue Dt:
04/07/2020
Application #:
15667395
Filing Dt:
08/02/2017
Publication #:
US20170330784
Pub Dt:
11/16/2017
Title:
SEMICONDUCTOR STRUCTURES COMPRISING POLYMERIC MATERIALS
34
Patent #:
10732669
Issue Dt:
08/04/2020
Application #:
15667907
Filing Dt:
08/03/2017
Publication #:
US20170329363
Pub Dt:
11/16/2017
Title:
SERIAL PERIPHERAL INTERFACE AND METHODS OF OPERATING SAME
35
Patent #:
10402337
Issue Dt:
09/03/2019
Application #:
15668016
Filing Dt:
08/03/2017
Publication #:
US20190042450
Pub Dt:
02/07/2019
Title:
CACHE FILTER
36
Patent #:
10096551
Issue Dt:
10/09/2018
Application #:
15668053
Filing Dt:
08/03/2017
Publication #:
US20170358532
Pub Dt:
12/14/2017
Title:
Electronic Component Of Integrated Circuitry And A Method Of Forming A Conductive Via To A Region Of Semiconductor Material
37
Patent #:
10056154
Issue Dt:
08/21/2018
Application #:
15668586
Filing Dt:
08/03/2017
Publication #:
US20180075920
Pub Dt:
03/15/2018
Title:
APPARATUSES AND METHODS FOR FLEXIBLE FUSE TRANSMISSION
38
Patent #:
10199111
Issue Dt:
02/05/2019
Application #:
15669055
Filing Dt:
08/04/2017
Publication #:
US20190043590
Pub Dt:
02/07/2019
Title:
MEMORY DEVICES WITH READ LEVEL CALIBRATION
39
Patent #:
10983939
Issue Dt:
04/20/2021
Application #:
15669136
Filing Dt:
08/04/2017
Publication #:
US20170357605
Pub Dt:
12/14/2017
Title:
System and Method for Independent, Direct and Parallel Communication Among Multiple Field Programmable Gate Arrays
40
Patent #:
10276253
Issue Dt:
04/30/2019
Application #:
15669256
Filing Dt:
08/04/2017
Publication #:
US20190043597
Pub Dt:
02/07/2019
Title:
APPARATUSES AND METHODS INCLUDING ANTI-FUSES AND FOR READING AND PROGRAMMING OF SAME
41
Patent #:
10198195
Issue Dt:
02/05/2019
Application #:
15669290
Filing Dt:
08/04/2017
Publication #:
US20190042107
Pub Dt:
02/07/2019
Title:
WEAR LEVELING
42
Patent #:
10522199
Issue Dt:
12/31/2019
Application #:
15669300
Filing Dt:
08/04/2017
Publication #:
US20170337953
Pub Dt:
11/23/2017
Title:
APPARATUSES AND METHODS FOR SCATTER AND GATHER
43
Patent #:
10026480
Issue Dt:
07/17/2018
Application #:
15669311
Filing Dt:
08/04/2017
Publication #:
US20180012660
Pub Dt:
01/11/2018
Title:
MEMORY DEVICE INCLUDING MULTIPLE SELECT GATES AND DIFFERENT BIAS CONDITIONS
44
Patent #:
10347316
Issue Dt:
07/09/2019
Application #:
15669392
Filing Dt:
08/04/2017
Publication #:
US20190043550
Pub Dt:
02/07/2019
Title:
INPUT BUFFER CIRCUIT
45
Patent #:
10991452
Issue Dt:
04/27/2021
Application #:
15669451
Filing Dt:
08/04/2017
Publication #:
US20170337325
Pub Dt:
11/23/2017
Title:
HARDWARE ACCELERATION OF SHORT READ MAPPING FOR GENOMIC AND OTHER TYPES OF ANALYSES
46
Patent #:
10158071
Issue Dt:
12/18/2018
Application #:
15669484
Filing Dt:
08/04/2017
Publication #:
US20170338412
Pub Dt:
11/23/2017
Title:
SEMICONDUCTOR DEVICES, MEMORY DEVICES, AND RELATED METHODS
47
Patent #:
10496286
Issue Dt:
12/03/2019
Application #:
15669538
Filing Dt:
08/04/2017
Publication #:
US20170336989
Pub Dt:
11/23/2017
Title:
APPARATUSES AND METHODS FOR PARALLEL WRITING TO MULTIPLE MEMORY DEVICE STRUCTURES
48
Patent #:
10289542
Issue Dt:
05/14/2019
Application #:
15669590
Filing Dt:
08/04/2017
Publication #:
US20170337126
Pub Dt:
11/23/2017
Title:
APPARATUSES AND METHODS FOR MEMORY DEVICE AS A STORE FOR BLOCK PROGRAM INSTRUCTIONS
49
Patent #:
10747463
Issue Dt:
08/18/2020
Application #:
15669753
Filing Dt:
08/04/2017
Publication #:
US20190042120
Pub Dt:
02/07/2019
Title:
APPARATUSES AND METHODS FOR ACCESSING HYBRID MEMORY SYSTEM
50
Patent #:
10510423
Issue Dt:
12/17/2019
Application #:
15669785
Filing Dt:
08/04/2017
Publication #:
US20190043595
Pub Dt:
02/07/2019
Title:
MITIGATING DISTURBANCES OF MEMORY CELLS
51
Patent #:
10141932
Issue Dt:
11/27/2018
Application #:
15669801
Filing Dt:
08/04/2017
Title:
WIRING WITH EXTERNAL TERMINAL
52
Patent #:
10977314
Issue Dt:
04/13/2021
Application #:
15670195
Filing Dt:
08/07/2017
Publication #:
US20170351780
Pub Dt:
12/07/2017
Title:
Inexact Search Acceleration
53
Patent #:
10199299
Issue Dt:
02/05/2019
Application #:
15670351
Filing Dt:
08/07/2017
Publication #:
US20190043773
Pub Dt:
02/07/2019
Title:
SEMICONDUCTOR MOLD COMPOUND TRANSFER SYSTEM AND ASSOCIATED METHODS
54
Patent #:
10445195
Issue Dt:
10/15/2019
Application #:
15670544
Filing Dt:
08/07/2017
Publication #:
US20190042375
Pub Dt:
02/07/2019
Title:
PERFORMING DATA RESTORE OPERATIONS IN MEMORY
55
Patent #:
10074442
Issue Dt:
09/11/2018
Application #:
15670816
Filing Dt:
08/07/2017
Publication #:
US20170337982
Pub Dt:
11/23/2017
Title:
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
56
Patent #:
10692870
Issue Dt:
06/23/2020
Application #:
15670864
Filing Dt:
08/07/2017
Publication #:
US20170358580
Pub Dt:
12/14/2017
Title:
THREE-DIMENSIONAL DEVICES HAVING REDUCED CONTACT LENGTH
57
Patent #:
10373681
Issue Dt:
08/06/2019
Application #:
15670920
Filing Dt:
08/07/2017
Publication #:
US20170352417
Pub Dt:
12/07/2017
Title:
METHODS AND APPARATUSES HAVING A VOLTAGE GENERATOR WITH AN ADJUSTABLE VOLTAGE DROP FOR REPRESENTING A VOLTAGE DROP OF A MEMORY CELL AND/OR A CURRENT MIRROR CIRCUIT AND REPLICA CIRCUIT
58
Patent #:
NONE
Issue Dt:
Application #:
15670961
Filing Dt:
08/07/2017
Publication #:
US20180025134
Pub Dt:
01/25/2018
Title:
SOFTWARE DISTRIBUTION METHOD AND APPARATUS
59
Patent #:
10153433
Issue Dt:
12/11/2018
Application #:
15670986
Filing Dt:
08/07/2017
Publication #:
US20170338411
Pub Dt:
11/23/2017
Title:
METHODS OF FORMING MEMORY CELLS AND ARRAYS
60
Patent #:
10157644
Issue Dt:
12/18/2018
Application #:
15671317
Filing Dt:
08/08/2017
Title:
METHODS AND APPARATUS FOR GENERATION OF VOLTAGES
61
Patent #:
10020310
Issue Dt:
07/10/2018
Application #:
15671471
Filing Dt:
08/08/2017
Publication #:
US20170358583
Pub Dt:
12/14/2017
Title:
MEMORY DEVICE AND FABRICATING METHOD THEREOF
62
Patent #:
10489257
Issue Dt:
11/26/2019
Application #:
15671774
Filing Dt:
08/08/2017
Publication #:
US20190050305
Pub Dt:
02/14/2019
Title:
REPLACEABLE MEMORY
63
Patent #:
10286517
Issue Dt:
05/14/2019
Application #:
15671895
Filing Dt:
08/08/2017
Publication #:
US20190047109
Pub Dt:
02/14/2019
Title:
Polishing Apparatuses
64
Patent #:
10120404
Issue Dt:
11/06/2018
Application #:
15671960
Filing Dt:
08/08/2017
Publication #:
US20170336820
Pub Dt:
11/23/2017
Title:
APPARATUSES AND RELATED METHODS FOR STAGGERING POWER-UP OF A STACK OF SEMICONDUCTOR DIES
65
Patent #:
10002840
Issue Dt:
06/19/2018
Application #:
15672006
Filing Dt:
08/08/2017
Title:
SEMICONDUCTOR DEVICES HAVING DISCRETELY LOCATED PASSIVATION MATERIAL, AND ASSOCIATED SYSTEMS AND METHODS
66
Patent #:
10490943
Issue Dt:
11/26/2019
Application #:
15672423
Filing Dt:
08/09/2017
Publication #:
US20190050703
Pub Dt:
02/14/2019
Title:
SECURING A MEMORY CARD
67
Patent #:
10162005
Issue Dt:
12/25/2018
Application #:
15672512
Filing Dt:
08/09/2017
Title:
SCAN CHAIN OPERATIONS
68
Patent #:
10157126
Issue Dt:
12/18/2018
Application #:
15672774
Filing Dt:
08/09/2017
Publication #:
US20170337128
Pub Dt:
11/23/2017
Title:
SWAP OPERATIONS IN MEMORY
69
Patent #:
9940990
Issue Dt:
04/10/2018
Application #:
15673139
Filing Dt:
08/09/2017
Title:
DATA SHIFT APPARATUSES AND METHODS
70
Patent #:
10102914
Issue Dt:
10/16/2018
Application #:
15673218
Filing Dt:
08/09/2017
Publication #:
US20170337974
Pub Dt:
11/23/2017
Title:
RANDOM TELEGRAPH SIGNAL NOISE REDUCTION SCHEME FOR SEMICONDUCTOR MEMORIES
71
Patent #:
10083973
Issue Dt:
09/25/2018
Application #:
15673224
Filing Dt:
08/09/2017
Title:
APPARATUSES AND METHODS FOR READING MEMORY CELLS
72
Patent #:
10090346
Issue Dt:
10/02/2018
Application #:
15673540
Filing Dt:
08/10/2017
Publication #:
US20170338266
Pub Dt:
11/23/2017
Title:
COLOR FILTER ARRAY, IMAGERS AND SYSTEMS HAVING SAME, AND METHODS OF FABRICATION AND USE THEREOF
73
Patent #:
10297303
Issue Dt:
05/21/2019
Application #:
15674019
Filing Dt:
08/10/2017
Publication #:
US20170365319
Pub Dt:
12/21/2017
Title:
VIRTUAL GROUND SENSING CIRCUITRY AND RELATED DEVICES, SYSTEMS, AND METHODS FOR CROSSPOINT FERROELECTRIC MEMORY
74
Patent #:
10360965
Issue Dt:
07/23/2019
Application #:
15674050
Filing Dt:
08/10/2017
Publication #:
US20170365320
Pub Dt:
12/21/2017
Title:
VIRTUAL GROUND SENSING CIRCUITRY AND RELATED DEVICES, SYSTEMS, AND METHODS FOR CROSSPOINT FERROELECTRIC MEMORY
75
Patent #:
10056129
Issue Dt:
08/21/2018
Application #:
15674382
Filing Dt:
08/10/2017
Title:
CELL BOTTOM NODE RESET IN A MEMORY ARRAY
76
Patent #:
10083725
Issue Dt:
09/25/2018
Application #:
15674586
Filing Dt:
08/11/2017
Publication #:
US20170345468
Pub Dt:
11/30/2017
Title:
ASYNCHRONOUS/SYNCHRONOUS INTERFACE
77
Patent #:
10403598
Issue Dt:
09/03/2019
Application #:
15674850
Filing Dt:
08/11/2017
Publication #:
US20190051630
Pub Dt:
02/14/2019
Title:
METHODS AND SYSTEM FOR PROCESSING SEMICONDUCTOR DEVICE STRUCTURES
78
Patent #:
10164009
Issue Dt:
12/25/2018
Application #:
15675130
Filing Dt:
08/11/2017
Title:
MEMORY DEVICE INCLUDING VOIDS BETWEEN CONTROL GATES
79
Patent #:
10446572
Issue Dt:
10/15/2019
Application #:
15675197
Filing Dt:
08/11/2017
Publication #:
US20190051660
Pub Dt:
02/14/2019
Title:
VOID FORMATION FOR CHARGE TRAP STRUCTURES
80
Patent #:
10680006
Issue Dt:
06/09/2020
Application #:
15675223
Filing Dt:
08/11/2017
Publication #:
US20190051661
Pub Dt:
02/14/2019
Title:
CHARGE TRAP STRUCTURE WITH BARRIER TO BLOCKING REGION
81
Patent #:
10453855
Issue Dt:
10/22/2019
Application #:
15675265
Filing Dt:
08/11/2017
Publication #:
US20190051656
Pub Dt:
02/14/2019
Title:
VOID FORMATION IN CHARGE TRAP STRUCTURES
82
Patent #:
10089086
Issue Dt:
10/02/2018
Application #:
15675391
Filing Dt:
08/11/2017
Publication #:
US20170364337
Pub Dt:
12/21/2017
Title:
METHOD AND APPARATUS FOR COMPILING REGULAR EXPRESSIONS
83
Patent #:
10014053
Issue Dt:
07/03/2018
Application #:
15675836
Filing Dt:
08/14/2017
Publication #:
US20170345501
Pub Dt:
11/30/2017
Title:
METHODS FOR BACKUP SEQUENCE USING THREE TRANSISTOR MEMORY CELL DEVICES
84
Patent #:
10014115
Issue Dt:
07/03/2018
Application #:
15675977
Filing Dt:
08/14/2017
Publication #:
US20170345578
Pub Dt:
11/30/2017
Title:
Apparatuses, Multi-Chip Modules and Capacitive Chips
85
Patent #:
10128212
Issue Dt:
11/13/2018
Application #:
15676350
Filing Dt:
08/14/2017
Publication #:
US20170365580
Pub Dt:
12/21/2017
Title:
SEMICONDUCTOR PACKAGE AND FABRICATION METHOD THEREOF
86
Patent #:
10061541
Issue Dt:
08/28/2018
Application #:
15676424
Filing Dt:
08/14/2017
Title:
SYSTEMS AND METHODS FOR REFRESHING A MEMORY BANK WHILE ACCESSING ANOTHER MEMORY BANK USING A SHARED ADDRESS PATH
87
Patent #:
9905296
Issue Dt:
02/27/2018
Application #:
15676560
Filing Dt:
08/14/2017
Publication #:
US20170345498
Pub Dt:
11/30/2017
Title:
APPARATUSES AND METHODS INCLUDING MEMORY ACCESS IN CROSS POINT MEMORY
88
Patent #:
9941053
Issue Dt:
04/10/2018
Application #:
15676597
Filing Dt:
08/14/2017
Publication #:
US20170345573
Pub Dt:
11/30/2017
Title:
STRUCTURE AND METHODS OF FORMING THE STRUCTURE (As Amended)
89
Patent #:
9892777
Issue Dt:
02/13/2018
Application #:
15676608
Filing Dt:
08/14/2017
Publication #:
US20170358339
Pub Dt:
12/14/2017
Title:
CELL-BASED REFERENCE VOLTAGE GENERATION
90
Patent #:
NONE
Issue Dt:
Application #:
15676629
Filing Dt:
08/14/2017
Publication #:
US20170345499
Pub Dt:
11/30/2017
Title:
MULTI-FUNCTION RESISTANCE CHANGE MEMORY CELLS AND APPARATUSES INCLUDING THE SAME
91
Patent #:
10141051
Issue Dt:
11/27/2018
Application #:
15676650
Filing Dt:
08/14/2017
Publication #:
US20170358348
Pub Dt:
12/14/2017
Title:
MEMORY DEVICE ARCHITECTURE
92
Patent #:
10242746
Issue Dt:
03/26/2019
Application #:
15676659
Filing Dt:
08/14/2017
Publication #:
US20180122482
Pub Dt:
05/03/2018
Title:
SHIELDED VERTICALLY STACKED DATA LINE ARCHITECTURE FOR MEMORY
93
Patent #:
10056120
Issue Dt:
08/21/2018
Application #:
15676700
Filing Dt:
08/14/2017
Publication #:
US20170352387
Pub Dt:
12/07/2017
Title:
INTERCONNECTION FOR MEMORY ELECTRODES
94
Patent #:
10388335
Issue Dt:
08/20/2019
Application #:
15676721
Filing Dt:
08/14/2017
Publication #:
US20190051335
Pub Dt:
02/14/2019
Title:
SENSE AMPLIFIER SCHEMES FOR ACCESSING MEMORY CELLS
95
Patent #:
10020033
Issue Dt:
07/10/2018
Application #:
15676796
Filing Dt:
08/14/2017
Publication #:
US20170345467
Pub Dt:
11/30/2017
Title:
INDIRECT REGISTER ACCESS METHOD AND SYSTEM
96
Patent #:
10157913
Issue Dt:
12/18/2018
Application #:
15677151
Filing Dt:
08/15/2017
Publication #:
US20180122798
Pub Dt:
05/03/2018
Title:
METHODS OF FORMING AN ARRAY COMPRISING PAIRS OF VERTICALLY OPPOSED CAPACITORS AND ARRAYS COMPRISING PAIRS OF VERTICALLY OPPOSED CAPACITORS
97
Patent #:
10084084
Issue Dt:
09/25/2018
Application #:
15677252
Filing Dt:
08/15/2017
Publication #:
US20170373198
Pub Dt:
12/28/2017
Title:
FERROELECTRIC FIELD EFFECT TRANSISTORS, PLURALITIES OF FERROELECTRIC FIELD EFFECT TRANSISTORS ARRAYED IN ROW LINES AND COLUMN LINES, AND METHODS OF FORMING A PLURALITY OF FERROELECTRIC FIELD EFFECT TRANSISTORS
98
Patent #:
10552254
Issue Dt:
02/04/2020
Application #:
15677736
Filing Dt:
08/15/2017
Publication #:
US20190056989
Pub Dt:
02/21/2019
Title:
PARTIALLY WRITTEN SUPERBLOCK TREATMENT
99
Patent #:
10381365
Issue Dt:
08/13/2019
Application #:
15677914
Filing Dt:
08/15/2017
Publication #:
US20170373081
Pub Dt:
12/28/2017
Title:
Integrated Structures Containing Vertically-Stacked Memory Cells
100
Patent #:
10573720
Issue Dt:
02/25/2020
Application #:
15677949
Filing Dt:
08/15/2017
Publication #:
US20170345910
Pub Dt:
11/30/2017
Title:
METHODS OF FORMING PLATINUM-CONTAINING CONSTRUCTIONS
Assignor
1
JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Exec Dt:
07/31/2019
Assignees
1
MICRON TECHNOLOGY, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
MICRON SEMICONDUCTOR PRODUCTS, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 11:30 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT