|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09620140
|
Filing Dt:
|
07/20/2000
|
Title:
|
DRIVER CIRCUIT AND MATRIX TYPE DISPLAY DEVICE USING DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09620765
|
Filing Dt:
|
07/21/2000
|
Title:
|
Non-volatile memory device with low power consumption and relative writing, reading and erasing methods
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09620991
|
Filing Dt:
|
07/20/2000
|
Title:
|
METHOD OF MANUFACTURING A TAPED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09621019
|
Filing Dt:
|
07/21/2000
|
Title:
|
Read circuit for a nonvolatile memory
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09621494
|
Filing Dt:
|
07/21/2000
|
Title:
|
OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09621916
|
Filing Dt:
|
07/24/2000
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE HAVING STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09625144
|
Filing Dt:
|
07/25/2000
|
Title:
|
ETCHANT WITH SELECTIVITY FOR DOPED SILICON DIOXIDE OVER UNDOPED SILICON DIOXIDE AND SILICON NITRIDE, PROCESSES WHICH EMPLOY THE ETCHANT, AND STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09625776
|
Filing Dt:
|
07/26/2000
|
Title:
|
Endpoint detection apparatus, planarizing machines with endpointing apparatus, and endpointing methods for mechanical or chemical-mechanical planarization of microelectronic substrate assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09626211
|
Filing Dt:
|
07/26/2000
|
Title:
|
Memory device with reduced bit line pre-charge voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09626215
|
Filing Dt:
|
07/26/2000
|
Title:
|
Memory device with single-ended sensing and low voltage pre-charge
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09627273
|
Filing Dt:
|
07/28/2000
|
Title:
|
SINGLE SUPPLY VOLTAGE NONVOLATILE MEMORY DEVICE WITH ROW DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
09627703
|
Filing Dt:
|
07/28/2000
|
Title:
|
NON-VOLATILE MEMORY WITH FUNCTIONAL CAPABILITY OF SIMULTANEOUS MODIFICATION OF THE CONTENT AND BURST MODE READ OR PAGE MODE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09628145
|
Filing Dt:
|
07/28/2000
|
Title:
|
ARRAY ORGANIZATION FOR HIGH-PERFORMANCE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09628183
|
Filing Dt:
|
07/28/2000
|
Title:
|
Protection after brown out in a synchronous memory
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09628197
|
Filing Dt:
|
07/28/2000
|
Title:
|
Address decoding in multiple-bank memory architectures
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09628833
|
Filing Dt:
|
07/31/2000
|
Title:
|
Selectively adjusting surface tension of soldermask material
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09628913
|
Filing Dt:
|
07/31/2000
|
Title:
|
SACRIFICE READ TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09629229
|
Filing Dt:
|
07/31/2000
|
Title:
|
ENABLING CIRCUIT FOR OUTPUT DEVICES IN ELECTRONIC MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09629395
|
Filing Dt:
|
08/01/2000
|
Title:
|
METHOD OF FORMING A CIRCUITRY FABRICATION MASK HAVING A SUBTRACTIVE ALTERNATING PHASE SHIFT REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09629573
|
Filing Dt:
|
07/31/2000
|
Title:
|
Method and apparatus for multiple row activation in memory devices
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09630110
|
Filing Dt:
|
08/01/2000
|
Title:
|
ANIMATION PACKAGER FOR AN ON-LINE BOOK
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09630549
|
Filing Dt:
|
08/01/2000
|
Title:
|
LOW LOSS HIGH Q INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09630933
|
Filing Dt:
|
08/02/2000
|
Title:
|
Flow process for producing non-volatile memories with differentiated removal of the sacrificial oxide
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09631003
|
Filing Dt:
|
08/02/2000
|
Title:
|
ANODICALLY-BONDED ELEMENTS FOR FLAT PANEL DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09631187
|
Filing Dt:
|
08/02/2000
|
Title:
|
METHOD FOR PROGRAMMING MULTI-LEVEL NON-VOLATILE MEMORIES BY CONTROLLING THE GATE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09631259
|
Filing Dt:
|
08/02/2000
|
Title:
|
BALL ARRAY LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09631329
|
Filing Dt:
|
08/03/2000
|
Title:
|
METHOD OF PASSIVATING AN OXIDE SURFACE SUBJECTED TO A CONDUCTIVE MATERIAL ANNEAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09632088
|
Filing Dt:
|
08/02/2000
|
Title:
|
ACID BLEND FOR REMOVING ETCH RESIDUE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09632830
|
Filing Dt:
|
08/07/2000
|
Title:
|
SELECTIVE CAP LAYERS OVER RECESSED POLYSILICON PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09633555
|
Filing Dt:
|
08/07/2000
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING METAL FOIL DIE MOUNTING PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09633556
|
Filing Dt:
|
08/07/2000
|
Title:
|
METHODS OF INCORPORATING NITROGEN INTO SILICON-OXIDE-CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09633925
|
Filing Dt:
|
08/08/2000
|
Title:
|
Gate coupled voltage support for an output driver circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09634998
|
Filing Dt:
|
08/08/2000
|
Title:
|
Method for repairing bump and divot defects in a phase shifting mask
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09636155
|
Filing Dt:
|
08/10/2000
|
Title:
|
INTEGRATED CIRCUIT DEVICES INCLUDING CONNECTION COMPONENTS MECHANICALLY AND ELECTRICALLY ATTACHED TO SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09636363
|
Filing Dt:
|
08/11/2000
|
Title:
|
Data output buffer with precharge
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09638227
|
Filing Dt:
|
08/14/2000
|
Title:
|
METHOD FOR FORMING CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09638390
|
Filing Dt:
|
08/15/2000
|
Title:
|
LOW CAPACITANCE WIRING LAYOUT AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09638415
|
Filing Dt:
|
08/14/2000
|
Title:
|
MAGNETO-RESISTIVE MEMORY WITH SHARED WORDLINE AND SENSE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09638419
|
Filing Dt:
|
08/14/2000
|
Title:
|
PASSIVATED MAGNETO-RESISTIVE BIT STRUCTURE AND PASSIVATION METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09638637
|
Filing Dt:
|
08/14/2000
|
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETORESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09639088
|
Filing Dt:
|
08/16/2000
|
Title:
|
METHOD OF FORMING NOBLE METAL PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09639090
|
Filing Dt:
|
08/16/2000
|
Title:
|
METHOD FOR MAKING SHALLOW TRENCHES FOR ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09639358
|
Filing Dt:
|
08/14/2000
|
Title:
|
Low profile multi-ic chip package connector
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09639395
|
Filing Dt:
|
08/15/2000
|
Title:
|
INTERPOSERS HAVING ENCAPSULANT FILL CONTROL FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09639422
|
Filing Dt:
|
08/14/2000
|
Title:
|
HERMETIC CHIP AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09639580
|
Filing Dt:
|
08/14/2000
|
Title:
|
NUCLEATION FOR IMPROVED FLASH ERASE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
09639917
|
Filing Dt:
|
08/16/2000
|
Title:
|
METHOD AND APPARATUS FOR REMOVING ENCAPSULATING MATERIAL FROM A PACKAGED MICROELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09639991
|
Filing Dt:
|
08/16/2000
|
Title:
|
Method and apparatus for reducing current drain caused by row to column shorts in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09640740
|
Filing Dt:
|
08/18/2000
|
Title:
|
METHOD AND APPARATUS FOR COMBINING ARCHITECTURES WITH LOGIC OPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09640741
|
Filing Dt:
|
08/18/2000
|
Title:
|
PROGRAMMABLE ELEMENT LATCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09641067
|
Filing Dt:
|
08/17/2000
|
Title:
|
NOVEL MASKED NITROGEN ENHANCED GATE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09641518
|
Filing Dt:
|
08/21/2000
|
Title:
|
MEMORY DEVICE HAVING POSTED WRITE PER COMMAND
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09641881
|
Filing Dt:
|
08/17/2000
|
Title:
|
METHOD AND SYSTEM FOR HIDING REFRESHES IN A DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09642019
|
Filing Dt:
|
08/21/2000
|
Title:
|
METHOD AND DEVICE FOR IMPROVED LITHOGRAPHIC CRITICAL DIMENSION CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09642089
|
Filing Dt:
|
08/21/2000
|
Title:
|
Memory circuit with local isolation and pre-charge circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09642341
|
Filing Dt:
|
08/21/2000
|
Title:
|
MULTIPLE BIT LINE COLUMN REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09642355
|
Filing Dt:
|
08/21/2000
|
Title:
|
DEVICE AND METHOD FOR REDUCING IDLE CYCLES IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09642683
|
Filing Dt:
|
08/21/2000
|
Title:
|
ARCHITECTURE, PACKAGE ORIENTATION AND ASSEMBLY OF MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09642774
|
Filing Dt:
|
08/22/2000
|
Title:
|
METHOD AND APPARATUS FOR A SHIFT REGISTER BASED INTERCONNECTION FOR A MASSIVELY PARALLEL PROCESSOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09642775
|
Filing Dt:
|
08/22/2000
|
Title:
|
Column redundancy for prefetch
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09642781
|
Filing Dt:
|
08/22/2000
|
Title:
|
Method of consturcting a very wide, very fast distributed memory
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09642976
|
Filing Dt:
|
08/18/2000
|
Title:
|
PREHEATING OF CHEMICAL VAPOR DEPOSITION PRECURSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
09643004
|
Filing Dt:
|
08/21/2000
|
Title:
|
LOW SELECTIVITY DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09643202
|
Filing Dt:
|
08/21/2000
|
Title:
|
Microelectronic substrate assemblies and methods of manufacturing such microelectronic substrate assemblies for use in mechanical and chemical-mechanical planarization processes
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09643296
|
Filing Dt:
|
08/22/2000
|
Title:
|
VERTICAL GATE TRANSISTORS IN PASS TRANSISTOR PROGRAMMABLE LOGIC ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09643526
|
Filing Dt:
|
08/22/2000
|
Title:
|
CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09644196
|
Filing Dt:
|
08/22/2000
|
Title:
|
APPARATUS AND METHODS OF SEMICONDUCTOR PACKAGES HAVING CIRCUIT-BEARING INTERCONNECT COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09644254
|
Filing Dt:
|
08/22/2000
|
Title:
|
METHOD OF FORMING A NON-CONFORMAL LAYER OVER AND EXPOSING A TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09644352
|
Filing Dt:
|
08/23/2000
|
Title:
|
Method for using thin spacers and oxidation in gate oxides
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09644365
|
Filing Dt:
|
08/23/2000
|
Title:
|
SMALL SCALE ACTUATORS AND METHODS FOR THEIR FORMATION AND USE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09644700
|
Filing Dt:
|
08/24/2000
|
Title:
|
METHOD FOR SIMULTANEOUS FORMATION OF FUSE AND CAPACITOR PLATE AND RESULTING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09644766
|
Filing Dt:
|
08/23/2000
|
Title:
|
STACKED MICROELECTRONIC DIES AND METHODS FOR STACKING MICROELECTRONIC DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09645256
|
Filing Dt:
|
08/24/2000
|
Title:
|
HIGH DENSITY STACKABLE AND FLEXIBLE SUBTRATE-BASED DEVICES AND SYSTEMS AND METHODS OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09645373
|
Filing Dt:
|
08/24/2000
|
Title:
|
HIGH DENSITY STACKABLE AND FLEXIBLE SUBSTRATE-BASED DEVICES AND SYSTEMS AND METHODS OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09645580
|
Filing Dt:
|
08/25/2000
|
Title:
|
SINGLE INSTRUCTION MULTIPLE DATA MASSIVELY PARALLEL PROCESSOR SYSTEMS ON A CHIP AND SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09645833
|
Filing Dt:
|
08/25/2000
|
Title:
|
METHODS OF BALL GRID ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09645904
|
Filing Dt:
|
08/25/2000
|
Title:
|
METHOD AND APPARATUS FOR MARKING A BARE SEMICONDUCTOR DIE WITH A TAPE HAVING OPTICAL MARKING PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09645947
|
Filing Dt:
|
08/25/2000
|
Title:
|
USE OF PALLADIUM IN IC MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09647194
|
Filing Dt:
|
10/20/2000
|
Title:
|
Memory system
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
09648044
|
Filing Dt:
|
08/25/2000
|
Title:
|
METHOD AND DEVICE TO REDUCE GATE-INDUCED DRAIN LEAKAGE (GIDL) CURRENT IN THIN GATE OXIDES MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
09648271
|
Filing Dt:
|
08/25/2000
|
Title:
|
FLASH MEMORY ARCHITECTURE WITH SEPARATE STORAGE OF OVERHEAD AND USER DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09648316
|
Filing Dt:
|
08/25/2000
|
Title:
|
INTEGRATED CIRCUIT DEVICE HAVING REDUCED BOW AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09648508
|
Filing Dt:
|
08/25/2000
|
Title:
|
WRITE AND ERASE PROTECTION IN A SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09648585
|
Filing Dt:
|
08/25/2000
|
Title:
|
METHOD OF FORMING MEMORY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09648703
|
Filing Dt:
|
08/25/2000
|
Title:
|
Clock generation circuits and methods
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09648705
|
Filing Dt:
|
08/25/2000
|
Title:
|
Differential sensing in a memory with reference current
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09648722
|
Filing Dt:
|
08/25/2000
|
Title:
|
Adjustable pre-charge in a memory
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09648723
|
Filing Dt:
|
08/25/2000
|
Title:
|
DIFFERENTIAL SENSING IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09648880
|
Filing Dt:
|
08/25/2000
|
Title:
|
MEMORY DEVICE POWER DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09648923
|
Filing Dt:
|
08/25/2000
|
Title:
|
MEMORY DEVICE REDUNDANCY SELECTION HAVING TEST INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09649192
|
Filing Dt:
|
08/28/2000
|
Title:
|
Method and apparatus for reducing the lock time of DLL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09649225
|
Filing Dt:
|
08/28/2000
|
Title:
|
Methods of fabricating semiconductor substrate-based BGA interconnection
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09649344
|
Filing Dt:
|
08/28/2000
|
Title:
|
Memory circuit having improved sense-amplifier block and method for forming same
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09649448
|
Filing Dt:
|
08/25/2000
|
Title:
|
Current limiting negative switch circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09649555
|
Filing Dt:
|
08/28/2000
|
Title:
|
HIGH SPEED LOW POWER INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09649556
|
Filing Dt:
|
08/28/2000
|
Title:
|
METAL COMPLEXES WITH CHELATING O-AND/OR N-DONOR LIGANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09649691
|
Filing Dt:
|
08/28/2000
|
Title:
|
SCHEME FOR DELAY LOCKED LOOP RESET PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09649765
|
Filing Dt:
|
08/28/2000
|
Title:
|
MICROELECTRONIC DEVICE ASSEMBLIES HAVING A SHIELDED INPUT AND METHODS FOR MANUFACTURING AND OPERATING SUCH MICROELECTRONIC DEVICE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09649828
|
Filing Dt:
|
08/29/2000
|
Title:
|
Double pass transistor logic with vertical gate transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
09649897
|
Filing Dt:
|
08/28/2000
|
Title:
|
GAS DELIVERY DEVICE FOR IMPROVED DEPOSITION OF DIELECTRIC MATERIAL
|
|