skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 16529
Page 160 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
1
Patent #:
10424596
Issue Dt:
09/24/2019
Application #:
15852955
Filing Dt:
12/22/2017
Publication #:
US20190198518
Pub Dt:
06/27/2019
Title:
Conductive Structures and Assemblies Having Vertically-Stacked Memory Cells Over Conductive Structures
2
Patent #:
10355014
Issue Dt:
07/16/2019
Application #:
15852989
Filing Dt:
12/22/2017
Publication #:
US20190198519
Pub Dt:
06/27/2019
Title:
Assemblies Having Vertically-Extending Structures
3
Patent #:
10566052
Issue Dt:
02/18/2020
Application #:
15853328
Filing Dt:
12/22/2017
Publication #:
US20190198096
Pub Dt:
06/27/2019
Title:
AUTO-REFERENCED MEMORY CELL READ TECHNIQUES
4
Patent #:
10431301
Issue Dt:
10/01/2019
Application #:
15853364
Filing Dt:
12/22/2017
Publication #:
US20190198099
Pub Dt:
06/27/2019
Title:
AUTO-REFERENCED MEMORY CELL READ TECHNIQUES
5
Patent #:
10504592
Issue Dt:
12/10/2019
Application #:
15853423
Filing Dt:
12/22/2017
Publication #:
US20180130530
Pub Dt:
05/10/2018
Title:
SYSTEMS, METHODS AND DEVICES FOR PROGRAMMING A MULTILEVEL RESISTIVE MEMORY CELL
6
Patent #:
10715321
Issue Dt:
07/14/2020
Application #:
15853498
Filing Dt:
12/22/2017
Publication #:
US20190199525
Pub Dt:
06/27/2019
Title:
PHYSICAL UNCLONABLE FUNCTION USING MESSAGE AUTHENTICATION CODE
7
Patent #:
10297561
Issue Dt:
05/21/2019
Application #:
15853512
Filing Dt:
12/22/2017
Title:
INTERCONNECT STRUCTURES FOR PREVENTING SOLDER BRIDGING, AND ASSOCIATED SYSTEMS AND METHODS
8
Patent #:
10395704
Issue Dt:
08/27/2019
Application #:
15853514
Filing Dt:
12/22/2017
Publication #:
US20190198075
Pub Dt:
06/27/2019
Title:
APPARATUSES AND METHODS FOR DUTY CYCLE ERROR CORRECTION OF CLOCK SIGNALS
9
Patent #:
10218340
Issue Dt:
02/26/2019
Application #:
15853553
Filing Dt:
12/22/2017
Publication #:
US20180123573
Pub Dt:
05/03/2018
Title:
ADJUSTABLE DELAY CIRCUIT FOR OPTIMIZING TIMING MARGIN
10
Patent #:
10424376
Issue Dt:
09/24/2019
Application #:
15853803
Filing Dt:
12/24/2017
Publication #:
US20190198105
Pub Dt:
06/27/2019
Title:
MATERIAL IMPLICATION OPERATIONS IN MEMORY
11
Patent #:
10192605
Issue Dt:
01/29/2019
Application #:
15854334
Filing Dt:
12/26/2017
Publication #:
US20180137905
Pub Dt:
05/17/2018
Title:
MEMORY CELLS AND SEMICONDUCTOR DEVICES INCLUDING FERROELECTRIC MATERIALS
12
Patent #:
10360966
Issue Dt:
07/23/2019
Application #:
15854529
Filing Dt:
12/26/2017
Publication #:
US20180122452
Pub Dt:
05/03/2018
Title:
HALF DENSITY FERROELECTRIC MEMORY AND OPERATION
13
Patent #:
10332934
Issue Dt:
06/25/2019
Application #:
15854534
Filing Dt:
12/26/2017
Publication #:
US20180138238
Pub Dt:
05/17/2018
Title:
Memory Arrays and Methods of Forming Memory Arrays
14
Patent #:
10165683
Issue Dt:
12/25/2018
Application #:
15854598
Filing Dt:
12/26/2017
Publication #:
US20180192517
Pub Dt:
07/05/2018
Title:
APPARATUS AND METHODS FOR VIA CONNECTION WITH REDUCED VIA CURRENTS
15
Patent #:
10425260
Issue Dt:
09/24/2019
Application #:
15854600
Filing Dt:
12/26/2017
Publication #:
US20190044764
Pub Dt:
02/07/2019
Title:
MULTI-LEVEL SIGNALING IN MEMORY WITH WIDE SYSTEM INTERFACE
16
Patent #:
10379738
Issue Dt:
08/13/2019
Application #:
15854622
Filing Dt:
12/26/2017
Publication #:
US20180136845
Pub Dt:
05/17/2018
Title:
APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING MULTIPLE MEMORY PLANES OF A MEMORY DURING A MEMORY ACCESS OPERATION
17
Patent #:
10734446
Issue Dt:
08/04/2020
Application #:
15854656
Filing Dt:
12/26/2017
Publication #:
US20180138240
Pub Dt:
05/17/2018
Title:
THREE-DIMENSIONAL MEMORY APPARATUSES AND METHODS OF USE
18
Patent #:
9990994
Issue Dt:
06/05/2018
Application #:
15854916
Filing Dt:
12/27/2017
Publication #:
US20180122473
Pub Dt:
05/03/2018
Title:
METHODS OF PROGRAMMING MEMORIES HAVING A SHARED RESISTANCE VARIABLE MATERIAL
19
Patent #:
9990995
Issue Dt:
06/05/2018
Application #:
15854934
Filing Dt:
12/27/2017
Publication #:
US20180122474
Pub Dt:
05/03/2018
Title:
SYSTEMS HAVING A RESISTIVE MEMORY DEVICE
20
Patent #:
10903221
Issue Dt:
01/26/2021
Application #:
15855089
Filing Dt:
12/27/2017
Publication #:
US20190198509
Pub Dt:
06/27/2019
Title:
MEMORY CELLS AND MEMORY ARRAYS
21
Patent #:
10410709
Issue Dt:
09/10/2019
Application #:
15855152
Filing Dt:
12/27/2017
Publication #:
US20180137906
Pub Dt:
05/17/2018
Title:
TECHNIQUES FOR SENSING LOGIC VALUES STORED IN MEMORY CELLS USING SENSE AMPLIFIERS THAT ARE SELECTIVELY ISOLATED FROM DIGIT LINES
22
Patent #:
10981576
Issue Dt:
04/20/2021
Application #:
15855175
Filing Dt:
12/27/2017
Publication #:
US20190193745
Pub Dt:
06/27/2019
Title:
Determination of Reliability of Vehicle Control Commands via Memory Test
23
Patent #:
10163482
Issue Dt:
12/25/2018
Application #:
15855326
Filing Dt:
12/27/2017
Publication #:
US20180190337
Pub Dt:
07/05/2018
Title:
GROUND REFERENCE SCHEME FOR A MEMORY CELL
24
Patent #:
10836402
Issue Dt:
11/17/2020
Application #:
15855451
Filing Dt:
12/27/2017
Publication #:
US20190193746
Pub Dt:
06/27/2019
Title:
Determination of Reliability of Vehicle Control Commands via Redundancy
25
Patent #:
10181344
Issue Dt:
01/15/2019
Application #:
15855485
Filing Dt:
12/27/2017
Title:
MEMORY DEVICE WRITE CIRCUITRY
26
Patent #:
10410710
Issue Dt:
09/10/2019
Application #:
15855514
Filing Dt:
12/27/2017
Publication #:
US20190198090
Pub Dt:
06/27/2019
Title:
SYSTEMS AND METHODS FOR PERFORMING ROW HAMMER REFRESH OPERATIONS IN REDUNDANT MEMORY
27
Patent #:
10446431
Issue Dt:
10/15/2019
Application #:
15855622
Filing Dt:
12/27/2017
Publication #:
US20190198377
Pub Dt:
06/27/2019
Title:
TEMPORARY CARRIER DEBOND INITIATION, AND ASSOCIATED SYSTEMS AND METHODS
28
Patent #:
10388352
Issue Dt:
08/20/2019
Application #:
15855643
Filing Dt:
12/27/2017
Publication #:
US20180137907
Pub Dt:
05/17/2018
Title:
PARALLEL ACCESS TECHNIQUES WITHIN MEMORY SECTIONS THROUGH SECTION INDEPENDENCE
29
Patent #:
10671310
Issue Dt:
06/02/2020
Application #:
15855649
Filing Dt:
12/27/2017
Publication #:
US20180136873
Pub Dt:
05/17/2018
Title:
DATA TRANSFER TECHNIQUES FOR MULTIPLE DEVICES ON A SHARED BUS
30
Patent #:
10103326
Issue Dt:
10/16/2018
Application #:
15855657
Filing Dt:
12/27/2017
Publication #:
US20180138400
Pub Dt:
05/17/2018
Title:
CONDUCTIVE HARD MASK FOR MEMORY DEVICE FORMATION
31
Patent #:
10553673
Issue Dt:
02/04/2020
Application #:
15855665
Filing Dt:
12/27/2017
Publication #:
US20190198606
Pub Dt:
06/27/2019
Title:
Methods Used In Forming At Least A Portion Of At Least One Conductive Capacitor Electrode Of A Capacitor That Comprises A Pair Of Conductive Capacitor Electrodes Having A Capacitor Insulator There-Between And Methods Of Forming A Capacitor
32
Patent #:
10847580
Issue Dt:
11/24/2020
Application #:
15855666
Filing Dt:
12/27/2017
Publication #:
US20180204879
Pub Dt:
07/19/2018
Title:
THERMAL INSULATION FOR THREE-DIMENSIONAL MEMORY ARRAYS
33
Patent #:
10672835
Issue Dt:
06/02/2020
Application #:
15855669
Filing Dt:
12/27/2017
Publication #:
US20180204880
Pub Dt:
07/19/2018
Title:
THERMAL INSULATION FOR THREE-DIMENSIONAL MEMORY ARRAYS
34
Patent #:
10199097
Issue Dt:
02/05/2019
Application #:
15855671
Filing Dt:
12/27/2017
Publication #:
US20180122464
Pub Dt:
05/03/2018
Title:
APPARATUSES AND METHODS FOR SENSING A PHASE-CHANGE TEST CELL AND DETERMINING CHANGES TO THE TEST CELL RESISTANCE DUE TO THERMAL EXPOSURE
35
Patent #:
11056186
Issue Dt:
07/06/2021
Application #:
15855712
Filing Dt:
12/27/2017
Publication #:
US20180122465
Pub Dt:
05/03/2018
Title:
APPARATUSES AND METHODS FOR SENSING A PHASE-CHANGE TEST CELL AND DETERMINING CHANGES TO THE TEST CELL RESISTANCE DUE TO THERMAL EXPOSURE
36
Patent #:
10933882
Issue Dt:
03/02/2021
Application #:
15855734
Filing Dt:
12/27/2017
Publication #:
US20190193747
Pub Dt:
06/27/2019
Title:
Determination of Reliability of Vehicle Control Commands using a Voting Mechanism
37
Patent #:
10381050
Issue Dt:
08/13/2019
Application #:
15855849
Filing Dt:
12/27/2017
Publication #:
US20180130508
Pub Dt:
05/10/2018
Title:
APPARATUSES AND METHODS FOR POWER EFFICIENT DRIVER CIRCUITS
38
Patent #:
10629651
Issue Dt:
04/21/2020
Application #:
15855958
Filing Dt:
12/27/2017
Publication #:
US20180138241
Pub Dt:
05/17/2018
Title:
THREE-DIMENSIONAL MEMORY APPARATUS AND METHOD OF MANUFACTURING THE SAME
39
Patent #:
10242747
Issue Dt:
03/26/2019
Application #:
15856132
Filing Dt:
12/28/2017
Title:
CHARGE LOSS FAILURE MITIGATION
40
Patent #:
10439601
Issue Dt:
10/08/2019
Application #:
15856244
Filing Dt:
12/28/2017
Publication #:
US20180123574
Pub Dt:
05/03/2018
Title:
APPARATUS AND METHOD FOR INSTANT-ON QUADRA-PHASE SIGNAL GENERATOR
41
Patent #:
10766057
Issue Dt:
09/08/2020
Application #:
15856373
Filing Dt:
12/28/2017
Publication #:
US20190201945
Pub Dt:
07/04/2019
Title:
COMPONENTS AND SYSTEMS FOR CLEANING A TOOL FOR FORMING A SEMICONDUCTOR DEVICE, AND RELATED METHODS
42
Patent #:
10906506
Issue Dt:
02/02/2021
Application #:
15856522
Filing Dt:
12/28/2017
Publication #:
US20190202399
Pub Dt:
07/04/2019
Title:
Security of User Data Stored in Shared Vehicles
43
Patent #:
10325653
Issue Dt:
06/18/2019
Application #:
15856806
Filing Dt:
12/28/2017
Publication #:
US20180144795
Pub Dt:
05/24/2018
Title:
VARIABLE RESISTANCE MEMORY STACK WITH TREATED SIDEWALLS
44
Patent #:
10157659
Issue Dt:
12/18/2018
Application #:
15856826
Filing Dt:
12/28/2017
Title:
POWER REDUCTION TECHNIQUE DURING READ/WRITE BURSTS
45
Patent #:
10606693
Issue Dt:
03/31/2020
Application #:
15856910
Filing Dt:
12/28/2017
Publication #:
US20190205206
Pub Dt:
07/04/2019
Title:
MEMORY CONTROLLER IMPLEMENTED ERROR CORRECTION CODE MEMORY
46
Patent #:
10649656
Issue Dt:
05/12/2020
Application #:
15857054
Filing Dt:
12/28/2017
Publication #:
US20190205030
Pub Dt:
07/04/2019
Title:
TECHNIQUES TO UPDATE A TRIM PARAMETER IN NON-VOLATILE MEMORY
47
Patent #:
10403336
Issue Dt:
09/03/2019
Application #:
15857091
Filing Dt:
12/28/2017
Publication #:
US20190206455
Pub Dt:
07/04/2019
Title:
TECHNIQUES FOR PRECHARGING A MEMORY CELL
48
Patent #:
10269442
Issue Dt:
04/23/2019
Application #:
15857125
Filing Dt:
12/28/2017
Title:
DRIFT MITIGATION WITH EMBEDDED REFRESH
49
Patent #:
10164624
Issue Dt:
12/25/2018
Application #:
15857144
Filing Dt:
12/28/2017
Publication #:
US20180123577
Pub Dt:
05/03/2018
Title:
APPARATUSES FOR REDUCING OFF STATE LEAKAGE CURRENTS
50
Patent #:
10164618
Issue Dt:
12/25/2018
Application #:
15857157
Filing Dt:
12/28/2017
Title:
JITTER CANCELLATION WITH AUTOMATIC PERFORMANCE ADJUSTMENT
51
Patent #:
10354729
Issue Dt:
07/16/2019
Application #:
15857188
Filing Dt:
12/28/2017
Publication #:
US20190206489
Pub Dt:
07/04/2019
Title:
POLARITY-CONDITIONED MEMORY CELL WRITE OPERATIONS
52
Patent #:
10269625
Issue Dt:
04/23/2019
Application #:
15857197
Filing Dt:
12/28/2017
Title:
METHODS OF FORMING SEMICONDUCTOR STRUCTURES HAVING STAIR STEP STRUCTURES
53
Patent #:
10607687
Issue Dt:
03/31/2020
Application #:
15857327
Filing Dt:
12/28/2017
Publication #:
US20190206480
Pub Dt:
07/04/2019
Title:
APPARATUSES AND METHODS FOR SENSE LINE ARCHITECTURES FOR SEMICONDUCTOR MEMORIES
54
Patent #:
10157673
Issue Dt:
12/18/2018
Application #:
15857370
Filing Dt:
12/28/2017
Publication #:
US20180122475
Pub Dt:
05/03/2018
Title:
RESISTIVE RANDOM ACCESS MEMORY HAVING MULTI-CELL MEMORY BITS
55
Patent #:
10304532
Issue Dt:
05/28/2019
Application #:
15857402
Filing Dt:
12/28/2017
Publication #:
US20180122476
Pub Dt:
05/03/2018
Title:
METHODS OF STORING AND RETRIEVING INFORMATION FOR RRAM WITH MULTI-CELL MEMORY BITS
56
Patent #:
11251369
Issue Dt:
02/15/2022
Application #:
15857422
Filing Dt:
12/28/2017
Publication #:
US20180219153
Pub Dt:
08/02/2018
Title:
Semiconductor Constructions
57
Patent #:
10223263
Issue Dt:
03/05/2019
Application #:
15857435
Filing Dt:
12/28/2017
Publication #:
US20180121356
Pub Dt:
05/03/2018
Title:
APPARATUSES AND METHODS FOR PROVIDING DATA TO A CONFIGURABLE STORAGE AREA
58
Patent #:
10069067
Issue Dt:
09/04/2018
Application #:
15857448
Filing Dt:
12/28/2017
Publication #:
US20180123035
Pub Dt:
05/03/2018
Title:
Memory Arrays and Methods of Forming Memory Cells
59
Patent #:
10410696
Issue Dt:
09/10/2019
Application #:
15857597
Filing Dt:
12/28/2017
Publication #:
US20180122439
Pub Dt:
05/03/2018
Title:
METHODS AND APPARATUSES FOR COMMAND SHIFTER REDUCTION
60
Patent #:
10339983
Issue Dt:
07/02/2019
Application #:
15857704
Filing Dt:
12/29/2017
Publication #:
US20190206452
Pub Dt:
07/04/2019
Title:
TEMPERATURE-BASED MEMORY OPERATIONS
61
Patent #:
10522222
Issue Dt:
12/31/2019
Application #:
15857838
Filing Dt:
12/29/2017
Publication #:
US20180122477
Pub Dt:
05/03/2018
Title:
SEMICONDUCTOR DEVICE AND ERROR CORRECTION METHOD
62
Patent #:
10658580
Issue Dt:
05/19/2020
Application #:
15857873
Filing Dt:
12/29/2017
Publication #:
US20180123036
Pub Dt:
05/03/2018
Title:
SEMICONDUCTOR STRUCTURES INCLUDING MULTI-PORTION LINERS
63
Patent #:
10964532
Issue Dt:
03/30/2021
Application #:
15857920
Filing Dt:
12/29/2017
Publication #:
US20180144927
Pub Dt:
05/24/2018
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICES COMPRISING SILICON NITRIDE ON HIGH ASPECT RATIO FEATURES
64
Patent #:
10410925
Issue Dt:
09/10/2019
Application #:
15857974
Filing Dt:
12/29/2017
Publication #:
US20190206736
Pub Dt:
07/04/2019
Title:
Methods of Forming Integrated Assemblies
65
Patent #:
10903109
Issue Dt:
01/26/2021
Application #:
15858021
Filing Dt:
12/29/2017
Publication #:
US20190206723
Pub Dt:
07/04/2019
Title:
METHODS OF FORMING HIGH ASPECT RATIO OPENINGS AND METHODS OF FORMING HIGH ASPECT RATIO FEATURES
66
Patent #:
10147638
Issue Dt:
12/04/2018
Application #:
15858072
Filing Dt:
12/29/2017
Title:
METHODS OF FORMING STAIRCASE STRUCTURES
67
Patent #:
10366983
Issue Dt:
07/30/2019
Application #:
15858128
Filing Dt:
12/29/2017
Publication #:
US20190206861
Pub Dt:
07/04/2019
Title:
SEMICONDUCTOR DEVICES INCLUDING CONTROL LOGIC STRUCTURES, ELECTRONIC SYSTEMS, AND RELATED METHODS
68
Patent #:
NONE
Issue Dt:
Application #:
15858143
Filing Dt:
12/29/2017
Publication #:
US20190205744
Pub Dt:
07/04/2019
Title:
Distributed Architecture for Enhancing Artificial Neural Network
69
Patent #:
10297290
Issue Dt:
05/21/2019
Application #:
15858188
Filing Dt:
12/29/2017
Title:
SEMICONDUCTOR DEVICES, AND RELATED CONTROL LOGIC ASSEMBLIES, CONTROL LOGIC DEVICES, ELECTRONIC SYSTEMS, AND METHODS
70
Patent #:
10395731
Issue Dt:
08/27/2019
Application #:
15858201
Filing Dt:
12/29/2017
Publication #:
US20180144792
Pub Dt:
05/24/2018
Title:
Memory Cells, Memory Systems, and Memory Programming Methods
71
Patent #:
10340267
Issue Dt:
07/02/2019
Application #:
15858229
Filing Dt:
12/29/2017
Publication #:
US20190206862
Pub Dt:
07/04/2019
Title:
SEMICONDUCTOR DEVICES INCLUDING CONTROL LOGIC LEVELS, AND RELATED MEMORY DEVICES, CONTROL LOGIC ASSEMBLIES, ELECTRONIC SYSTEMS, AND METHODS
72
Patent #:
10679996
Issue Dt:
06/09/2020
Application #:
15858263
Filing Dt:
12/29/2017
Publication #:
US20190206876
Pub Dt:
07/04/2019
Title:
Construction Of Integrated Circuitry And A DRAM Construction
73
Patent #:
10372355
Issue Dt:
08/06/2019
Application #:
15858383
Filing Dt:
12/29/2017
Publication #:
US20190205043
Pub Dt:
07/04/2019
Title:
MANAGING PARTIAL SUPERBLOCKS IN A NAND DEVICE
74
Patent #:
10957625
Issue Dt:
03/23/2021
Application #:
15858501
Filing Dt:
12/29/2017
Publication #:
US20190206766
Pub Dt:
07/04/2019
Title:
PILLAR-LAST METHODS FOR FORMING SEMICONDUCTOR DEVICES
75
Patent #:
11328210
Issue Dt:
05/10/2022
Application #:
15858505
Filing Dt:
12/29/2017
Publication #:
US20190205765
Pub Dt:
07/04/2019
Title:
Self-Learning in Distributed Architecture for Enhancing Artificial Neural Network
76
Patent #:
10734399
Issue Dt:
08/04/2020
Application #:
15858509
Filing Dt:
12/29/2017
Publication #:
US20190206889
Pub Dt:
07/04/2019
Title:
MULTI-GATE STRING DRIVERS HAVING SHARED PILLAR STRUCTURE
77
Patent #:
10797020
Issue Dt:
10/06/2020
Application #:
15858641
Filing Dt:
12/29/2017
Publication #:
US20190206835
Pub Dt:
07/04/2019
Title:
SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING MULTIPLE STACKS OF DIFFERENT SEMICONDUCTOR DIES
78
Patent #:
10431739
Issue Dt:
10/01/2019
Application #:
15858728
Filing Dt:
12/29/2017
Publication #:
US20180123039
Pub Dt:
05/03/2018
Title:
CLAMP ELEMENTS FOR PHASE CHANGE MEMORY ARRAYS
79
Patent #:
10153023
Issue Dt:
12/11/2018
Application #:
15858747
Filing Dt:
12/29/2017
Publication #:
US20180144783
Pub Dt:
05/24/2018
Title:
CELL-BASED REFERENCE VOLTAGE GENERATION
80
Patent #:
10164187
Issue Dt:
12/25/2018
Application #:
15858780
Filing Dt:
12/29/2017
Publication #:
US20180123037
Pub Dt:
05/03/2018
Title:
METHODS, APPARATUSES, AND CIRCUITS FOR PROGRAMMING A MEMORY DEVICE
81
Patent #:
10497863
Issue Dt:
12/03/2019
Application #:
15858794
Filing Dt:
12/29/2017
Publication #:
US20180145250
Pub Dt:
05/24/2018
Title:
METHOD, SYSTEM, AND DEVICE FOR L-SHAPED MEMORY COMPONENT
82
Patent #:
10360975
Issue Dt:
07/23/2019
Application #:
15858801
Filing Dt:
12/29/2017
Publication #:
US20180190349
Pub Dt:
07/05/2018
Title:
ACCESSING MEMORY CELLS IN PARALLEL IN A CROSS-POINT ARRAY
83
Patent #:
10439001
Issue Dt:
10/08/2019
Application #:
15858811
Filing Dt:
12/29/2017
Publication #:
US20180138242
Pub Dt:
05/17/2018
Title:
CROSS-POINT MEMORY AND METHODS FOR FABRICATION OF SAME
84
Patent #:
10153024
Issue Dt:
12/11/2018
Application #:
15858824
Filing Dt:
12/29/2017
Publication #:
US20180158501
Pub Dt:
06/07/2018
Title:
DYNAMIC ADJUSTMENT OF MEMORY CELL DIGIT LINE CAPACITANCE
85
Patent #:
10153026
Issue Dt:
12/11/2018
Application #:
15858831
Filing Dt:
12/29/2017
Publication #:
US20180137908
Pub Dt:
05/17/2018
Title:
WRITING TO CROSS-POINT NON-VOLATILE MEMORY
86
Patent #:
10395716
Issue Dt:
08/27/2019
Application #:
15858837
Filing Dt:
12/29/2017
Publication #:
US20180130513
Pub Dt:
05/10/2018
Title:
MULTI-LEVEL STORAGE IN FERROELECTRIC MEMORY
87
Patent #:
10431270
Issue Dt:
10/01/2019
Application #:
15859029
Filing Dt:
12/29/2017
Publication #:
US20180151206
Pub Dt:
05/31/2018
Title:
APPARATUSES FOR MODULATING THRESHOLD VOLTAGES OF MEMORY CELLS
88
Patent #:
10274675
Issue Dt:
04/30/2019
Application #:
15859106
Filing Dt:
12/29/2017
Publication #:
US20180120505
Pub Dt:
05/03/2018
Title:
APPARATUSES AND METHODS FOR PHOTONIC COMMUNICATION AND PHOTONIC ADDRESSING
89
Patent #:
10943986
Issue Dt:
03/09/2021
Application #:
15859122
Filing Dt:
12/29/2017
Publication #:
US20180122917
Pub Dt:
05/03/2018
Title:
TRANSISTORS, MEMORY CELLS AND SEMICONDUCTOR CONSTRUCTIONS COMPRISING FERROELECTRIC GATE DIELECTRIC
90
Patent #:
10319586
Issue Dt:
06/11/2019
Application #:
15860388
Filing Dt:
01/02/2018
Publication #:
US20190206674
Pub Dt:
07/04/2019
Title:
METHODS COMPRISING AN ATOMIC LAYER DEPOSITION SEQUENCE
91
Patent #:
10217753
Issue Dt:
02/26/2019
Application #:
15861286
Filing Dt:
01/03/2018
Publication #:
US20180145084
Pub Dt:
05/24/2018
Title:
Memory Cells
92
Patent #:
10162569
Issue Dt:
12/25/2018
Application #:
15861374
Filing Dt:
01/03/2018
Publication #:
US20180129450
Pub Dt:
05/10/2018
Title:
NON-VOLATILE MEMORY MODULE ARCHITECTURE TO SUPPORT MEMORY ERROR CORRECTION
93
Patent #:
10523881
Issue Dt:
12/31/2019
Application #:
15861442
Filing Dt:
01/03/2018
Publication #:
US20180146146
Pub Dt:
05/24/2018
Title:
METHOD, APPARATUS AND SYSTEM PROVIDING A STORAGE GATE PIXEL WITH HIGH DYNAMIC RANGE
94
Patent #:
10548230
Issue Dt:
01/28/2020
Application #:
15862445
Filing Dt:
01/04/2018
Publication #:
US20190208647
Pub Dt:
07/04/2019
Title:
Method for Stress Reduction in Semiconductor Package via Carrier
95
Patent #:
10175908
Issue Dt:
01/08/2019
Application #:
15862472
Filing Dt:
01/04/2018
Publication #:
US20180129442
Pub Dt:
05/10/2018
Title:
SYSTEMS AND METHODS FOR PROVIDING FILE INFORMATION IN A MEMORY SYSTEM PROTOCOL
96
Patent #:
10297325
Issue Dt:
05/21/2019
Application #:
15863324
Filing Dt:
01/05/2018
Publication #:
US20180130536
Pub Dt:
05/10/2018
Title:
METHODS AND APPARATUSES INCLUDING AN ASYMMETRIC ASSIST DEVICE
97
Patent #:
10325659
Issue Dt:
06/18/2019
Application #:
15864069
Filing Dt:
01/08/2018
Publication #:
US20190214086
Pub Dt:
07/11/2019
Title:
I/O BUFFER OFFSET MITIGATION
98
Patent #:
10348534
Issue Dt:
07/09/2019
Application #:
15864972
Filing Dt:
01/08/2018
Publication #:
US20190215198
Pub Dt:
07/11/2019
Title:
MEMORY DECISION FEEDBACK EQUALIZER BIAS LEVEL GENERATION
99
Patent #:
10311949
Issue Dt:
06/04/2019
Application #:
15864995
Filing Dt:
01/08/2018
Publication #:
US20180144796
Pub Dt:
05/24/2018
Title:
MEMORY AND ELECTRONIC DEVICES WITH REDUCED OPERATIONAL ENERGY IN CHALCOGENIDE MATERIAL
100
Patent #:
10325847
Issue Dt:
06/18/2019
Application #:
15865819
Filing Dt:
01/09/2018
Publication #:
US20180130738
Pub Dt:
05/10/2018
Title:
SEMICONDUCTOR DEVICES INCLUDING STAIR-STEP STRUCTURES
Assignor
1
JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Exec Dt:
07/31/2019
Assignees
1
MICRON TECHNOLOGY, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
MICRON SEMICONDUCTOR PRODUCTS, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 11:11 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT