skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
11/18/2003
Application #:
09924635
Filing Dt:
08/08/2001
Publication #:
Pub Dt:
12/06/2001
Title:
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
2
Patent #:
Issue Dt:
04/08/2003
Application #:
09924658
Filing Dt:
08/08/2001
Title:
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
3
Patent #:
Issue Dt:
02/04/2003
Application #:
09924740
Filing Dt:
08/08/2001
Title:
LOW RESISTANCE GATE FLASH MEMORY
4
Patent #:
Issue Dt:
03/23/2004
Application #:
09925116
Filing Dt:
08/08/2001
Publication #:
Pub Dt:
11/29/2001
Title:
MATRIX ADDRESSABLE DISPLAY HAVING PULSE NUMBER MODULATION
5
Patent #:
Issue Dt:
04/15/2003
Application #:
09925979
Filing Dt:
08/09/2001
Publication #:
Pub Dt:
06/20/2002
Title:
THRESHOLD AMPLIFIER
6
Patent #:
Issue Dt:
07/15/2003
Application #:
09927275
Filing Dt:
08/09/2001
Publication #:
Pub Dt:
03/07/2002
Title:
ELECTROSTATIC DISCHARGE PROTECTION DEVICE HAVING A GRADED JUNCTION AND METHOD FOR FORMING THE SAME
7
Patent #:
Issue Dt:
12/03/2002
Application #:
09927373
Filing Dt:
08/13/2001
Title:
METHOD FOR RELIABLY SHUTTING OFF OSCILLATOR PULSES TO A CHARGE-PUMP
8
Patent #:
Issue Dt:
04/01/2003
Application #:
09927407
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
02/07/2002
Title:
METHOD FOR CONFIGURING PEER-TO-PEER BUS BRIDGES IN A COMPUTER SYSTEM USING SHADOW CONFIGURATION REGISTERS
9
Patent #:
Issue Dt:
04/22/2003
Application #:
09927587
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
02/13/2003
Title:
CURRENT SAVING MODE FOR INPUT BUFFERS
10
Patent #:
Issue Dt:
06/20/2006
Application #:
09927675
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
02/13/2003
Title:
BOND PAD STRUCTURE COMPRISING MULTIPLE BOND PADS WITH METAL OVERLAP
11
Patent #:
Issue Dt:
09/17/2002
Application #:
09928286
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
01/10/2002
Title:
REFLECTANCE METHOD FOR EVALUATING THE SURFACE CHARACTERISTICS OF OPAQUE MATERIALS
12
Patent #:
Issue Dt:
09/02/2003
Application #:
09928580
Filing Dt:
08/13/2001
Publication #:
Pub Dt:
02/13/2003
Title:
NON-VOLATILE MEMORY HAVING A CONTROL MINI-ARRAY
13
Patent #:
Issue Dt:
12/31/2002
Application #:
09929455
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
03/07/2002
Title:
DEFLECTABLE INTERCONNECT
14
Patent #:
Issue Dt:
04/08/2003
Application #:
09929571
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
02/14/2002
Title:
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
15
Patent #:
Issue Dt:
09/03/2002
Application #:
09929605
Filing Dt:
08/14/2001
Title:
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
16
Patent #:
Issue Dt:
01/07/2003
Application #:
09929616
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
03/07/2002
Title:
DEFLECTABLE INTERCONNECT
17
Patent #:
Issue Dt:
04/29/2003
Application #:
09929648
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
03/07/2002
Title:
METHOD TO FIND A VALUE WITHIN A RANGE USING WEIGHTED SUBRANGES
18
Patent #:
Issue Dt:
11/11/2003
Application #:
09929776
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
02/20/2003
Title:
VOLTAGE CHARGE PUMP WITH CIRCUIT TO PREVENT PASS DEVICE LATCH-UP
19
Patent #:
Issue Dt:
07/01/2003
Application #:
09930055
Filing Dt:
08/14/2001
Publication #:
Pub Dt:
02/07/2002
Title:
COMPUTER SYSTEM HAVING PEER-TO-PEER BUS BRIDGES AND SHADOW CONFIGURATION REGISTERS
20
Patent #:
Issue Dt:
10/29/2002
Application #:
09930268
Filing Dt:
08/16/2001
Publication #:
Pub Dt:
02/28/2002
Title:
METHOD OF FORMING A METAL TO POLYSILICON CONTACT IN OXYGEN ENVIRONMENT
21
Patent #:
Issue Dt:
10/08/2002
Application #:
09930875
Filing Dt:
08/15/2001
Publication #:
Pub Dt:
03/14/2002
Title:
DIRECT-COMPARISON READING CIRCUIT FOR A NONVOLATILE MEMORY ARRAY
22
Patent #:
Issue Dt:
06/01/2004
Application #:
09930958
Filing Dt:
08/17/2001
Publication #:
Pub Dt:
12/20/2001
Title:
MULTILAYER ELECTRODE FOR A FERROELECTRIC CAPACITOR
23
Patent #:
Issue Dt:
12/02/2008
Application #:
09932241
Filing Dt:
08/17/2001
Publication #:
Pub Dt:
02/20/2003
Title:
NETWORK COMPUTER PROVIDING MASS STORAGE, BROADBAND ACCESS, AND OTHER ENHANCED FUNCTIONALITY
24
Patent #:
Issue Dt:
09/03/2002
Application #:
09932601
Filing Dt:
08/17/2001
Publication #:
Pub Dt:
12/20/2001
Title:
METHOD OF ETCHING DOPED SILICON DIOXIDE WITH SELECTIVITY TO UNDOPED SILICON DIOXIDE WITH A HIGH DENSITY PLASMA ETCHER
25
Patent #:
Issue Dt:
08/13/2002
Application #:
09932859
Filing Dt:
08/17/2001
Title:
THREE-DIMENSIONAL MULTICHIP MODULE
26
Patent #:
Issue Dt:
11/22/2005
Application #:
09933297
Filing Dt:
08/20/2001
Publication #:
Pub Dt:
09/04/2003
Title:
QUAD FLAT NO LEAD (QFN) GRID ARRAY PACKAGE, METHOD OF MAKING AND MEMORY MODULE AND COMPUTER SYSTEM INCLUDING SAME
27
Patent #:
Issue Dt:
02/25/2003
Application #:
09933318
Filing Dt:
08/20/2001
Title:
MEMORY CACHE WITH SEQUENTIAL PAGE INDICATORS
28
Patent #:
Issue Dt:
03/25/2003
Application #:
09933988
Filing Dt:
08/20/2001
Publication #:
Pub Dt:
02/20/2003
Title:
MULTI-ACCESS FIFO QUEUE
29
Patent #:
Issue Dt:
05/16/2006
Application #:
09934175
Filing Dt:
08/21/2001
Publication #:
Pub Dt:
02/27/2003
Title:
DEVICE FOR ESTABLISHING NON-PERMANENT ELECTRICAL CONNECTION BETWEEN AN INTEGRATED CIRCUIT DEVICE LEAD ELEMENT AND A SUBSTRATE
30
Patent #:
Issue Dt:
06/03/2003
Application #:
09934278
Filing Dt:
08/21/2001
Publication #:
Pub Dt:
02/27/2003
Title:
INTERPOSER UTILIZING A PERIMETER WALL TO UNDERFILL THE AREA BETWEEN A FLIP CHIP AND THE INTERPOSER
31
Patent #:
Issue Dt:
04/29/2003
Application #:
09934344
Filing Dt:
08/21/2001
Publication #:
Pub Dt:
02/27/2003
Title:
METHODS AND APPARATUS FOR REDUCING DECODER AREA
32
Patent #:
Issue Dt:
04/08/2003
Application #:
09934910
Filing Dt:
08/22/2001
Publication #:
Pub Dt:
03/07/2002
Title:
METHODS EMPLOYING HYBRID ADHESIVE MATERIALS TO SECURE COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES TO ONE ANOTHER AND ASSEMBLIES AND PACKAGES INCLUDING COMPONENTS SECURED TO ONE ANOTHER WITH SUCH HYBRID ADHESIVE MATERIALS
33
Patent #:
Issue Dt:
04/15/2003
Application #:
09934917
Filing Dt:
08/22/2001
Publication #:
Pub Dt:
02/28/2002
Title:
RING POSITIONABLE ABOUT A PERIPHERY OF A CONTACT PAD, SEMICONDUCTOR DEVICE COMPONENTS INCLUDING SAME, AND METHODS FOR POSITIONING THE RING AROUND A CONTACT PAD
34
Patent #:
Issue Dt:
05/27/2003
Application #:
09934969
Filing Dt:
08/22/2001
Publication #:
Pub Dt:
02/27/2003
Title:
INTERMEDIATE BOOSTED ARRAY VOLTAGE
35
Patent #:
Issue Dt:
04/15/2003
Application #:
09935067
Filing Dt:
08/21/2001
Publication #:
Pub Dt:
08/29/2002
Title:
DEVICES AND METHODS FOR IN-SITU CONTROL OF MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
36
Patent #:
Issue Dt:
04/30/2002
Application #:
09935469
Filing Dt:
08/21/2001
Title:
METHOD OF FORMING A LOCAL INTERCONNECT, METHOD OF FABRICATING INTEGRATED CIRCUITRY COMPRISING AN SRAM CELL HAVING A LOCAL INTERCONNECT AND HAVING CIRCUITRY PERIPHERAL TO THE SRAM CELL, AND METHOD OF FORMING CONTACT PLUGS
37
Patent #:
Issue Dt:
07/23/2002
Application #:
09935474
Filing Dt:
08/21/2001
Publication #:
Pub Dt:
12/27/2001
Title:
SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS, METHODS OF FORMING MEMORY CIRCUITRY, METHODS OF FORMING ELECTRICAL CONNECTIONS, AND METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY
38
Patent #:
Issue Dt:
09/02/2003
Application #:
09935494
Filing Dt:
08/23/2001
Publication #:
Pub Dt:
12/27/2001
Title:
METHOD FOR MAKING PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES
39
Patent #:
Issue Dt:
12/31/2002
Application #:
09938463
Filing Dt:
08/23/2001
Publication #:
Pub Dt:
02/28/2002
Title:
STRUCTURES COMPRISING TRANSISTOR GATES
40
Patent #:
Issue Dt:
12/17/2002
Application #:
09938615
Filing Dt:
08/27/2001
Title:
REGULATOR CIRCUIT FOR INDEPENDENT ADJUSTMENT OF PUMPS IN MULTIPLE MODES OF OPERATION
41
Patent #:
Issue Dt:
04/25/2006
Application #:
09938644
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
02/27/2003
Title:
METHOD AND APPARATUS FOR MICROMACHINING USING A MAGNETIC FIELD AND PLASMA ETCHING
42
Patent #:
Issue Dt:
04/20/2004
Application #:
09938645
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
02/27/2003
Title:
METHOD OF DIRECT ELECTROPLATING ON A LOW CONDUCTIVITY MATERIAL, AND ELECTROPLATED METAL DEPOSITED THEREWITH
43
Patent #:
Issue Dt:
04/29/2003
Application #:
09938646
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
02/27/2003
Title:
MAJORITY FILTER COUNTER CIRCUIT
44
Patent #:
Issue Dt:
07/22/2003
Application #:
09938722
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
02/27/2003
Title:
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
45
Patent #:
Issue Dt:
09/20/2005
Application #:
09938782
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/27/2003
Title:
ERASE BLOCK MANAGEMENT
46
Patent #:
Issue Dt:
04/14/2009
Application #:
09939253
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/27/2003
Title:
SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING A NONCONFLUENT SPACER LAYER
47
Patent #:
Issue Dt:
09/02/2003
Application #:
09939394
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/27/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
48
Patent #:
Issue Dt:
04/01/2003
Application #:
09939409
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/21/2002
Title:
ANTI-REFLECTIVE COATINGS AND METHODS FOR FORMING AND USING SAME
49
Patent #:
Issue Dt:
01/06/2004
Application #:
09939415
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/21/2002
Title:
ANTI-REFLECTIVE COATINGS AND METHODS FOR FORMING AND USING SAME
50
Patent #:
Issue Dt:
06/01/2004
Application #:
09939417
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/27/2003
Title:
FLOATING GATE TRANSISTOR WITH HORIZONTAL GATE LAYERS STACKED NEXT TO VERTICAL BODY
51
Patent #:
Issue Dt:
09/02/2003
Application #:
09939429
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
02/27/2003
Title:
PORTABLE COMPUTER WITH ARTICULATE BASE
52
Patent #:
Issue Dt:
04/20/2004
Application #:
09939430
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
07/31/2003
Title:
PLANARIZING MACHINES AND METHODS FOR DISPENSING PLANARIZING SOLUTIONS IN THE PROCESSING OF MICROELECTRONIC WORKPIECES
53
Patent #:
Issue Dt:
06/22/2004
Application #:
09939651
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
02/14/2002
Title:
METHOD OF CONTROLLING STRIATIONS AND CD LOSS IN CONTACT OXIDE ETCH
54
Patent #:
Issue Dt:
08/06/2002
Application #:
09939652
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
02/28/2002
Title:
METHOD AND APPARATUS FOR MAGNETIC SHIELDING OF AN INTEGRATED CIRCUIT
55
Patent #:
Issue Dt:
06/10/2003
Application #:
09939655
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SENSING METHOD AND APPARATUS FOR RESISTANCE MEMORY DEVICE
56
Patent #:
Issue Dt:
04/08/2003
Application #:
09940010
Filing Dt:
08/27/2001
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING COMPRESSION CIRCUITRY FOR COMPRESSING TEST DATA, AND THE TEST SYSTEM AND METHOD FOR UTILIZING THE SEMICONDUCTOR INTEGRATED CIRCUIT
57
Patent #:
Issue Dt:
08/27/2002
Application #:
09940203
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
02/28/2002
Title:
CONCAVE FACE WIRE BOND CAPILLARY
58
Patent #:
Issue Dt:
12/23/2003
Application #:
09940229
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
01/24/2002
Title:
EXPANDED IMPLANTATION OF CONTACT HOLES
59
Patent #:
Issue Dt:
01/21/2003
Application #:
09940328
Filing Dt:
08/27/2001
Publication #:
Pub Dt:
10/24/2002
Title:
ELECTRONIC DEVICE WITH INTERLEAVED PORTIONS FOR USE IN INTEGRATED CIRCUITS
60
Patent #:
Issue Dt:
01/16/2007
Application #:
09940792
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
06/13/2002
Title:
BURIED CONDUCTOR PATTERNS FORMED BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
61
Patent #:
Issue Dt:
09/17/2002
Application #:
09940915
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
02/28/2002
Title:
FULL PAGE INCREMENT/DECREMENT BURST FOR DDR SDRAM/SGRAM
62
Patent #:
Issue Dt:
03/04/2003
Application #:
09940968
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SRAM ARRAY WITH TEMPERATURE-COMPENSATED THRESHOLD VOLTAGE
63
Patent #:
Issue Dt:
01/21/2003
Application #:
09940976
Filing Dt:
08/28/2001
Title:
THREE TERMINAL MAGNETIC RANDOM ACCESS MEMORY
64
Patent #:
Issue Dt:
10/03/2006
Application #:
09941068
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
05/15/2003
Title:
CO-SIMULATION OF VERILOG/PLI AND SYSTEM C MODULES USING REMOTE PROCEDURE CALL
65
Patent #:
Issue Dt:
06/24/2003
Application #:
09941130
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
03/06/2003
Title:
MEMORY CIRCUIT REGULATION SYSTEM AND METHOD
66
Patent #:
Issue Dt:
09/24/2002
Application #:
09941201
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
02/28/2002
Title:
BI-LEVEL DIGIT LINE ARCHITECTURE FOR HIGH DENSITY DRAMS
67
Patent #:
Issue Dt:
09/16/2003
Application #:
09941315
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
02/28/2002
Title:
MULTI-CHIP MODULE WITH EXTENSION
68
Patent #:
Issue Dt:
01/28/2003
Application #:
09941317
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
04/18/2002
Title:
APPARATUS AND METHODS OF PACKAGING AND TESTING DIE
69
Patent #:
Issue Dt:
05/10/2011
Application #:
09941557
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
OPTICAL INTERCONNECT IN HIGH-SPEED MEMORY SYSTEMS
70
Patent #:
Issue Dt:
09/30/2003
Application #:
09941602
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SMALL ANTI-FUSE CIRCUIT TO FACILITATE PARALLEL FUSE BLOWING
71
Patent #:
Issue Dt:
08/27/2002
Application #:
09941749
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
04/25/2002
Title:
CSP BGA TEST SOCKET WITH INSERT AND METHOD
72
Patent #:
Issue Dt:
07/31/2007
Application #:
09941760
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
04/04/2002
Title:
PHOTOLITHOGRAPHIC STRUCTURES USING MULTIPLE ANTI-REFLECTING COATINGS
73
Patent #:
Issue Dt:
08/16/2005
Application #:
09941763
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD AND APPARATUS FOR REFRESHING MEMORY TO PRESERVE DATA INTEGRITY
74
Patent #:
Issue Dt:
05/23/2006
Application #:
09941853
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
ELECTRICAL CONTACT ARRAY FOR SUBSTRATE ASSEMBLIES
75
Patent #:
Issue Dt:
06/08/2004
Application #:
09942108
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
DIFFUSION BARRIER LAYER FOR SEMICONDUCTOR WAFER FABRICATION
76
Patent #:
Issue Dt:
02/11/2003
Application #:
09942178
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
02/28/2002
Title:
IC PACKAGE WITH DUAL HEAT SPREADERS
77
Patent #:
Issue Dt:
12/31/2002
Application #:
09942182
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
04/25/2002
Title:
LEADFRAMES INCLUDING OFFSETS EXTENDING FROM A MAJOR PLANE THEREOF, PACKAGED SEMICONDUCTOR DEVICES INCLUDING SAME, AND METHODS OF DESIGNING AND FABRICATING SUCH LEADFRAMES
78
Patent #:
Issue Dt:
09/02/2003
Application #:
09942191
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
01/10/2002
Title:
TECHNIQUE FOR ELIMINATION OF PITTING ON SILICON SUBSTRATE DURING GATE STACK ETCH
79
Patent #:
Issue Dt:
04/29/2003
Application #:
09942207
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
08/29/2002
Title:
GATE VOLTAGE TESTKEY FOR ISOLATION TRANSISTOR
80
Patent #:
Issue Dt:
07/30/2002
Application #:
09942221
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
08/15/2002
Title:
CIRCUIT AND METHOD FOR HEATING AN ADHESIVE TO PACKAGE OR REWORK A SEMICONDUCTOR DIE
81
Patent #:
Issue Dt:
09/02/2003
Application #:
09942246
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
01/17/2002
Title:
METHOD AND APPARATUS FOR FORMING METAL CONTACTS ON A SUBSTRATE
82
Patent #:
Issue Dt:
02/25/2003
Application #:
09942247
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
02/28/2002
Title:
HEAT SINK WITH ALIGNMENT AND RETAINING FEATURES
83
Patent #:
Issue Dt:
09/07/2004
Application #:
09942389
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SYSTEM AND METHOD FOR CONTROLLING MULTI-BANK EMBEDDED DRAM
84
Patent #:
Issue Dt:
10/28/2003
Application #:
09942681
Filing Dt:
08/31/2001
Publication #:
Pub Dt:
03/06/2003
Title:
COMBINED DYNAMIC LOGIC GATE AND LEVEL SHIFTER AND METHOD EMPLOYING SAME
85
Patent #:
Issue Dt:
05/09/2006
Application #:
09943134
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY DEVICES WITH ASYMMETRICAL TUNNEL BARRIERS
86
Patent #:
Issue Dt:
09/03/2002
Application #:
09943146
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
10/17/2002
Title:
METHODS, COMPLEXES, AND SYSTEM FOR FORMING METAL-CONTAINING FILMS
87
Patent #:
Issue Dt:
08/31/2004
Application #:
09943187
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/13/2003
Title:
METHOD OF FORMING CHALCOGENIDE COMPRISING DEVICES AND METHOD OF FORMING A PROGRAMMABLE MEMORY CELL OF MEMORY CIRCUITRY
88
Patent #:
Issue Dt:
04/19/2005
Application #:
09943190
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD OF FORMING CHALCOGENIDE COMPRISING DEVICES, METHOD OF FORMING A PROGRAMMABLE MEMORY CELL OF MEMORY CIRCUITRY, AND A CHALCOGENIDE COMPRISING DEVICE
89
Patent #:
Issue Dt:
10/18/2005
Application #:
09943199
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD OF FORMING CHALCOGENIDE COMPRISING DEVICES
90
Patent #:
Issue Dt:
09/21/2004
Application #:
09943324
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
01/10/2002
Title:
STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES
91
Patent #:
Issue Dt:
09/16/2003
Application #:
09943367
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/13/2003
Title:
TESTMODE TO INCREASE ACCLERATION IN BURN-IN
92
Patent #:
Issue Dt:
01/28/2003
Application #:
09943381
Filing Dt:
08/30/2001
Title:
SELECTIVE CMP SCHEME
93
Patent #:
Issue Dt:
12/21/2004
Application #:
09943393
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
01/10/2002
Title:
STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES
94
Patent #:
Issue Dt:
04/13/2004
Application #:
09943398
Filing Dt:
08/30/2001
Title:
STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES
95
Patent #:
Issue Dt:
03/23/2004
Application #:
09943426
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
10/02/2003
Title:
INTEGRATED CIRCUIT DEVICE AND FABRICATION USING METAL-DOPED CHALCOGENIDE MATERIALS
96
Patent #:
Issue Dt:
05/06/2003
Application #:
09943473
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
04/24/2003
Title:
SYNCHRONOUS FLASH MEMORY COMMAND SEQUENCE
97
Patent #:
Issue Dt:
04/15/2003
Application #:
09943474
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
NON-VOLATILE MEMORY WITH ADDRESS DESCRAMBLING
98
Patent #:
Issue Dt:
09/03/2002
Application #:
09943478
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
02/07/2002
Title:
METAL COMPLEXES WITH CHELATING C-, N-DONOR LIGANDS FOR FORMING METAL-CONTAINING FILMS
99
Patent #:
Issue Dt:
06/06/2006
Application #:
09943479
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/13/2003
Title:
ERASE VERIFY FOR NON-VOLATILE MEMORY
100
Patent #:
Issue Dt:
07/22/2003
Application #:
09943480
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
NON-VOLATILE MEMORY WITH TEST ROWS FOR DISTURB DETECTION
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 11:34 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT