skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
01/03/2006
Application #:
09943586
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
PROGRAM LOADING MECHANISM THROUGH A SINGLE INPUT DATA PATH
2
Patent #:
Issue Dt:
08/16/2005
Application #:
09943642
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
08/29/2002
Title:
DATA COMPRESSION READ MODE FOR MEMORY TESTING
3
Patent #:
Issue Dt:
11/25/2003
Application #:
09943643
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
09/05/2002
Title:
FLASH CELL FUSE CIRCUIT
4
Patent #:
Issue Dt:
09/17/2002
Application #:
09943726
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
04/11/2002
Title:
METHOD FOR ERASING DATA FROM A SINGLE ELECTRON RESSISTOR MEMORY
5
Patent #:
Issue Dt:
11/18/2003
Application #:
09943897
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/13/2003
Title:
METHOD OF MANUFACTURING WIRE BONDED MICROELECTRONIC DEVICE ASSEMBLIES
6
Patent #:
Issue Dt:
12/17/2002
Application #:
09943993
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
01/17/2002
Title:
FUSE FOR USE IN A SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICES INCLUDING THE FUSE
7
Patent #:
Issue Dt:
09/23/2003
Application #:
09944224
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/07/2002
Title:
ORGANOMETALLIC COMPOUND MIXTURES IN CHEMICAL VAPOR DEPOSITION
8
Patent #:
Issue Dt:
08/13/2002
Application #:
09944238
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
04/25/2002
Title:
METHOD AND APPARATUS FOR REDUCING BLEED CURRENTS WITHIN A DRAM ARRAY HAVING ROW-TO-COLUMN SHORTS
9
Patent #:
Issue Dt:
04/15/2003
Application #:
09944245
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHODS OF THINNING MICROELECTRONIC WORKPIECES
10
Patent #:
Issue Dt:
04/05/2005
Application #:
09944246
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
PACKAGED MICROELECTRONIC DEVICES AND METHODS OF FORMING SAME
11
Patent #:
Issue Dt:
09/17/2002
Application #:
09944258
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
02/14/2002
Title:
SINGLE ELECTRON RESISTOR MEMORY DEVICE AND METHOD
12
Patent #:
Issue Dt:
02/04/2003
Application #:
09944259
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
02/21/2002
Title:
METHOD FOR FORMING SINGLE ELECTRON RESISTOR MEMORY
13
Patent #:
Issue Dt:
07/27/2004
Application #:
09944463
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
PRINTING STENCILS FOR ELECTRONIC SUBSTRATES
14
Patent #:
Issue Dt:
06/29/2004
Application #:
09944465
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD OF MANUFACTURING MICROELECTRONIC DEVICES, INCLUDING METHODS OF UNDERFILLING MICROELECTRONIC COMPONENTS THROUGH AN UNDERFILL APERTURE
15
Patent #:
Issue Dt:
09/09/2003
Application #:
09944484
Filing Dt:
08/29/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SYSTEM AND METHOD FOR SKEW COMPENSATING A CLOCK SIGNAL AND FOR CAPTURING A DIGITAL SIGNAL USING THE SKEW COMPENSATED CLOCK SIGNAL
16
Patent #:
Issue Dt:
05/06/2003
Application #:
09944723
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/14/2002
Title:
PACKAGED MICROELECTRONIC DIE ASSEMBLIES AND METHODS OF MANUFACTURE
17
Patent #:
Issue Dt:
12/23/2003
Application #:
09944726
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
APPARATUS AND METHOD FOR ENHANCED PROCESSING OF MICROELECTRONIC WORKPIECES
18
Patent #:
Issue Dt:
06/17/2003
Application #:
09944750
Filing Dt:
08/31/2001
Publication #:
Pub Dt:
02/28/2002
Title:
ON-CHIP TESTING CIRCUIT AND METHOD FOR INTEGRATED CIRCUITS
19
Patent #:
Issue Dt:
02/22/2005
Application #:
09944903
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
HIGH ASPECT RATIO CONTACT STRUCTURE WITH REDUCED SILICON CONSUMPTION
20
Patent #:
Issue Dt:
03/04/2003
Application #:
09944936
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
INPUT STAGE APPARATUS AND METHOD HAVING A VARIABLE REFERENCE VOLTAGE
21
Patent #:
Issue Dt:
07/02/2002
Application #:
09944948
Filing Dt:
08/30/2001
Title:
LOW VOLTAGE CHARGE PUMP APPARATUS AND METHOD
22
Patent #:
Issue Dt:
11/26/2002
Application #:
09944956
Filing Dt:
08/30/2001
Title:
MRAM SENSE LAYER ISOLATION
23
Patent #:
Issue Dt:
03/14/2006
Application #:
09944985
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SCALABLE FLASH/NV STRUCTURES AND DEVICES WITH EXTENDED ENDURANCE
24
Patent #:
Issue Dt:
03/02/2004
Application #:
09944986
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
04/17/2003
Title:
DECOUPLING CAPACITOR FOR HIGH FREQUENCY NOISE IMMUNITY
25
Patent #:
Issue Dt:
06/16/2009
Application #:
09944993
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
BIT INVERSION IN MEMORY DEVICES
26
Patent #:
Issue Dt:
02/03/2004
Application #:
09945042
Filing Dt:
08/31/2001
Publication #:
Pub Dt:
03/06/2003
Title:
MULTIPLE CHIP STACK STRUCTURE AND COOLING SYSTEM
27
Patent #:
Issue Dt:
05/04/2004
Application #:
09945077
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/20/2003
Title:
METHODS FOR MAKING SEMICONDUCTOR STRUCTURES HAVING HIGH-SPEED AREAS AND HIGH-DENSITY AREAS
28
Patent #:
Issue Dt:
01/31/2006
Application #:
09945084
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD AND APPARATUS FOR CIRCUIT COMPLETION THROUGH THE USE OF BALL BONDS OR OTHER CONNECTIONS DURING THE FORMATION OF SEMICONDUCTOR DEVICE
29
Patent #:
Issue Dt:
05/04/2004
Application #:
09945137
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHODS OF FORMING PEROVSKITE-TYPE MATERIAL AND CAPACITOR DIELECTRIC HAVING PEROVSKITE-TYPE CRYSTALLINE STRUCTURE
30
Patent #:
Issue Dt:
08/31/2004
Application #:
09945167
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
METHOD AND APPARATUS FOR IRRADIATING A MICROLITHOGRAPHIC SUBSTRATE
31
Patent #:
Issue Dt:
06/10/2003
Application #:
09945253
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
APPARATUS AND METHOD FOR GENERATING AN OSCILLATING SIGNAL
32
Patent #:
Issue Dt:
06/03/2003
Application #:
09945308
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/13/2003
Title:
METHODS OF TREATING DIELECTRIC MATERIALS WITH OXYGEN, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
33
Patent #:
Issue Dt:
12/16/2003
Application #:
09945310
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
TECHNIQUE TO CONTROL TUNNELING CURRENTS IN DRAM CAPACITORS, CELLS, AND DEVICES
34
Patent #:
Issue Dt:
01/06/2004
Application #:
09945315
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
06/20/2002
Title:
METHOD AND APPARATUS FOR MARKING MICROELECTRONIC DIES AND MICROELECTRONIC DEVICES
35
Patent #:
Issue Dt:
01/14/2003
Application #:
09945331
Filing Dt:
08/31/2001
Title:
MULTIPLE LAYER PHASE-CHANGE MEMORY
36
Patent #:
Issue Dt:
08/03/2004
Application #:
09945337
Filing Dt:
08/31/2001
Publication #:
Pub Dt:
03/06/2003
Title:
SIDEWALL STRAP FOR COMPLEMENTARY SEMICONDUCTOR STRUCTURES AND METHOD OF MAKING SAME
37
Patent #:
Issue Dt:
06/24/2003
Application #:
09945380
Filing Dt:
08/31/2001
Publication #:
Pub Dt:
03/06/2003
Title:
CROSS-DIFFUSION RESISTANT DUAL-POLYCIDE SEMICONDUCTOR STRUCTURE AND METHOD
38
Patent #:
Issue Dt:
06/22/2004
Application #:
09945395
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS
39
Patent #:
Issue Dt:
05/04/2004
Application #:
09945398
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
02/21/2002
Title:
STATIC NVRAM WITH ULTRA THIN TUNNEL OXIDES
40
Patent #:
Issue Dt:
10/05/2004
Application #:
09945495
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
VERTICAL TRANSISTORS, ELECTRICAL DEVICES CONTAINING A VERTICAL TRANSISTOR, AND COMPUTER SYSTEMS CONTAINING A VERTICAL TRANSISTOR
41
Patent #:
Issue Dt:
08/17/2004
Application #:
09945498
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
DEAPROM WITH INSULATING METAL OXIDE INTERPOLY INSULATORS
42
Patent #:
Issue Dt:
06/27/2006
Application #:
09945507
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS
43
Patent #:
Issue Dt:
05/07/2002
Application #:
09945509
Filing Dt:
08/30/2001
Title:
DELAY LOCKED LOOP MONITOR TEST MODE
44
Patent #:
Issue Dt:
01/14/2003
Application #:
09945513
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
04/25/2002
Title:
STRUCTURE FOR ESD PROCTECTION IN SEMICONDUCTOR CHIPS
45
Patent #:
Issue Dt:
07/01/2003
Application #:
09945514
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/13/2003
Title:
GRADED COMPOSITION GATE INSULATORS TO REDUCE TUNNELING BARRIERS IN FLASH MEMORY DEVICES
46
Patent #:
Issue Dt:
09/27/2011
Application #:
09945535
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/06/2003
Title:
HIGHLY RELIABLE AMORPHOUS HIGH-K GATE OXIDE ZRO2
47
Patent #:
Issue Dt:
04/15/2008
Application #:
09945553
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
04/17/2003
Title:
METHOD TO CHEMICALLY REMOVE METAL IMPURITIES FROM POLYCIDE GATE SIDEWALLS
48
Patent #:
Issue Dt:
06/10/2003
Application #:
09945567
Filing Dt:
08/30/2001
Publication #:
Pub Dt:
03/13/2003
Title:
TECHNIQUE FOR HIGH EFFICIENCY METALORGANIC CHEMICAL VAPOR DEPOSITION
49
Patent #:
Issue Dt:
03/03/2009
Application #:
09946054
Filing Dt:
09/04/2001
Publication #:
Pub Dt:
01/17/2002
Title:
METHOD FOR FORMING AN INDUCTOR
50
Patent #:
Issue Dt:
12/09/2003
Application #:
09946291
Filing Dt:
09/04/2001
Publication #:
Pub Dt:
02/28/2002
Title:
MICROELECTRONIC ASSEMBLY WITH PRE-DISPOSED FILL MATERIAL AND ASSOCIATED METHOD OF MANUFACTURE
51
Patent #:
Issue Dt:
05/10/2005
Application #:
09947331
Filing Dt:
09/05/2001
Publication #:
Pub Dt:
04/17/2003
Title:
SIGNAL TO NOISE RATIO OPTIMIZATION FOR VIDEO COMPRESSION BIT-RATE CONTROL
52
Patent #:
Issue Dt:
07/01/2003
Application #:
09947522
Filing Dt:
09/07/2001
Publication #:
Pub Dt:
01/17/2002
Title:
FREQUENCY SENSING NMOS VOLTAGE REGULATOR
53
Patent #:
Issue Dt:
05/20/2003
Application #:
09948496
Filing Dt:
09/06/2001
Publication #:
Pub Dt:
05/09/2002
Title:
SEMICONDUCTOR STRUCTURE HAVING MORE USABLE SUBSTRATE AREA AND METHOD FOR FORMING SAME
54
Patent #:
Issue Dt:
07/01/2003
Application #:
09948830
Filing Dt:
09/07/2001
Publication #:
Pub Dt:
03/13/2003
Title:
PHASE CHANGE MATERIAL MEMORY DEVICE
55
Patent #:
Issue Dt:
10/21/2003
Application #:
09949416
Filing Dt:
09/07/2001
Publication #:
Pub Dt:
01/17/2002
Title:
REFRACTORY METAL ROUGHNESS REDUCTION USING HIGH TEMPERATURE ANNEAL IN HYDRIDES OR ORGANO-SILANE AMBIENTS
56
Patent #:
Issue Dt:
01/27/2004
Application #:
09951152
Filing Dt:
09/12/2001
Publication #:
Pub Dt:
02/14/2002
Title:
METHODS OF FORMING TRANSISTORS ASSOCIATED WITH SEMICONDUCTOR SUBSTRATES
57
Patent #:
Issue Dt:
04/24/2007
Application #:
09951153
Filing Dt:
09/12/2001
Publication #:
Pub Dt:
04/25/2002
Title:
STRUCTURES COMPRISING A LAYER FREE OF NITROGEN BETWEEN SILICON NITRIDE AND PHOTORESIST
58
Patent #:
Issue Dt:
11/25/2003
Application #:
09951307
Filing Dt:
09/12/2001
Publication #:
Pub Dt:
01/17/2002
Title:
METHOD OF FORMING TRANSISTORS ASSOCIATED WITH SEMICONDUCTOR SUBSTRATES COMPRISING FORMING A NITROGEN-COMPRISING REGION ACROSS AN OXIDE REGION OF A TRANSISTOR GATE
59
Patent #:
Issue Dt:
03/04/2008
Application #:
09951904
Filing Dt:
09/14/2001
Publication #:
Pub Dt:
03/20/2003
Title:
SYSTEM AND METHOD FOR SPLIT AUTOMATIC GAIN CONTROL
60
Patent #:
Issue Dt:
03/25/2003
Application #:
09952123
Filing Dt:
09/11/2001
Publication #:
Pub Dt:
01/24/2002
Title:
METHOD OF FORMING A PSEUDO-DIFFERENTIAL CURRENT SENSE AMPLIFIER WITH HYSTERESIS
61
Patent #:
Issue Dt:
02/25/2003
Application #:
09952957
Filing Dt:
09/12/2001
Publication #:
Pub Dt:
06/13/2002
Title:
METHOD AND CIRCUIT FOR PROGRAMMING A MULTILEVEL NON-VOLATILE MEMORY
62
Patent #:
Issue Dt:
05/13/2003
Application #:
09953070
Filing Dt:
09/13/2001
Publication #:
Pub Dt:
05/16/2002
Title:
READING CIRCUIT FOR SEMICONDUCTOR NON-VOLATILE MEMORIES
63
Patent #:
Issue Dt:
03/01/2005
Application #:
09953833
Filing Dt:
09/17/2001
Publication #:
Pub Dt:
03/20/2003
Title:
REDUCING SHUNTS IN MEMORIES WITH PHASE-CHANGE MATERIAL
64
Patent #:
Issue Dt:
07/29/2003
Application #:
09954340
Filing Dt:
09/14/2001
Publication #:
Pub Dt:
04/18/2002
Title:
METHODS OF FORMING CAPACITORS, AND METHODS OF FORMING CAPACITOR-OVER-BIT LINE MEMORY CIRCUITRY, AND RELATED INTEGRATED CIRCUITRY CONSTRUCTIONS
65
Patent #:
Issue Dt:
01/08/2008
Application #:
09954402
Filing Dt:
09/11/2001
Publication #:
Pub Dt:
03/13/2003
Title:
EMBEDDED PCB IDENTIFICATION
66
Patent #:
Issue Dt:
09/03/2002
Application #:
09954552
Filing Dt:
09/17/2001
Publication #:
Pub Dt:
02/14/2002
Title:
METHOD AND APPARATUS FOR REDUCING BGA WARPAGE CAUSED BY ENCAPSULATION
67
Patent #:
Issue Dt:
02/25/2003
Application #:
09954600
Filing Dt:
09/11/2001
Publication #:
Pub Dt:
03/13/2003
Title:
METHODS OF PROGRAMMING AND CIRCUITRY FOR A PROGRAMMABLE ELEMENT
68
Patent #:
Issue Dt:
11/12/2002
Application #:
09954605
Filing Dt:
09/10/2001
Publication #:
Pub Dt:
02/14/2002
Title:
SELF-ALIGNED ETCH STOP FOR POLYCRYSTALLINE SILICON PLUGS ON A SEMICONDUCTOR DEVICE
69
Patent #:
Issue Dt:
08/13/2002
Application #:
09955072
Filing Dt:
09/19/2001
Publication #:
Pub Dt:
03/14/2002
Title:
SEMICONDUCTOR MEMORY HAVING MULTIPLE REDUNDANT COLUMNS WITH OFFSET SEGMENTATION BOUNDARIES
70
Patent #:
Issue Dt:
11/04/2003
Application #:
09955282
Filing Dt:
09/18/2001
Publication #:
Pub Dt:
03/20/2003
Title:
VARIABLE LEVEL MEMORY
71
Patent #:
Issue Dt:
09/09/2003
Application #:
09955503
Filing Dt:
09/18/2001
Publication #:
Pub Dt:
02/28/2002
Title:
USE OF SELECTIVE OZONE TEOS OXIDE TO CREATE VARIABLE THICKNESS LAYERS AND SPACERS
72
Patent #:
Issue Dt:
01/13/2004
Application #:
09955612
Filing Dt:
09/19/2001
Publication #:
Pub Dt:
05/02/2002
Title:
MICROELECTRONIC DEVICES AND MICROELECTRONIC DIE PACKAGES
73
Patent #:
Issue Dt:
12/16/2003
Application #:
09955613
Filing Dt:
09/19/2001
Publication #:
Pub Dt:
04/25/2002
Title:
METHOD AND APPARATUS FOR PACKAGING A MICROELECTRONIC DIE
74
Patent #:
Issue Dt:
11/25/2003
Application #:
09955620
Filing Dt:
09/19/2001
Publication #:
Pub Dt:
02/07/2002
Title:
METHOD AND APPARATUS FOR PACKAGING A MICROELECTRONIC DIE
75
Patent #:
Issue Dt:
06/24/2003
Application #:
09955846
Filing Dt:
09/18/2001
Publication #:
Pub Dt:
02/21/2002
Title:
PASSIVATION LAYER FOR PACKAGED INTEGRATED CIRCUITS
76
Patent #:
Issue Dt:
01/27/2004
Application #:
09955897
Filing Dt:
09/19/2001
Publication #:
Pub Dt:
05/02/2002
Title:
METHOD AND APPARATUS FOR PACKAGING A MICROELECTRONIC DIE
77
Patent #:
Issue Dt:
09/19/2006
Application #:
09956783
Filing Dt:
09/20/2001
Publication #:
Pub Dt:
03/20/2003
Title:
ELECTRO-AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
78
Patent #:
Issue Dt:
11/19/2002
Application #:
09956812
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
01/24/2002
Title:
VOLTAGE PUMP WITH DIODE FOR PRE-CHARGE
79
Patent #:
Issue Dt:
08/27/2002
Application #:
09960119
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
02/14/2002
Title:
METHODS OF FORMING INTEGRATED CIRCUITRY.
80
Patent #:
Issue Dt:
09/23/2003
Application #:
09960254
Filing Dt:
09/20/2001
Publication #:
Pub Dt:
04/11/2002
Title:
LATERAL DMOS TRANSISTOR WITH FIRST AND SECOND DRAIN ELECTRODES IN RESPECTIVE CONTACT WITH HIGH-AND LOW-CONCENTRATION PORTIONS OF A DRAIN REGION
81
Patent #:
Issue Dt:
10/29/2002
Application #:
09960818
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
01/31/2002
Title:
BUFFER LAYER IN FLAT PANEL DISPLAY
82
Patent #:
Issue Dt:
01/07/2003
Application #:
09960851
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
07/25/2002
Title:
CONTROL CIRCUIT FOR A VARIABLE-VOLTAGE REGULATOR OF A NONVOLATILE MEMORY WITH HIERARCHICAL ROW DECODING
83
Patent #:
Issue Dt:
07/24/2007
Application #:
09960912
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
09/04/2003
Title:
BUFFER LAYER IN FLAT PANEL DISPLAY
84
Patent #:
Issue Dt:
08/31/2004
Application #:
09960945
Filing Dt:
09/25/2001
Publication #:
Pub Dt:
05/23/2002
Title:
DIE ATTACH CURING METHOD FOR SEMICONDUCTOR DEVICE
85
Patent #:
Issue Dt:
11/14/2006
Application #:
09963177
Filing Dt:
09/25/2001
Publication #:
Pub Dt:
03/27/2003
Title:
PROBABALISTIC NETWORKS FOR DETECTING SIGNAL CONTENT
86
Patent #:
Issue Dt:
06/17/2003
Application #:
09963291
Filing Dt:
09/25/2001
Publication #:
Pub Dt:
01/24/2002
Title:
METHOD AND APPARATUS FOR CONTROLLING CHEMICAL INTERACTIONS DURING PLANARIZATION OF MICROELECTRONIC SUBSTRATES
87
Patent #:
Issue Dt:
04/08/2003
Application #:
09964110
Filing Dt:
09/25/2001
Publication #:
Pub Dt:
03/27/2003
Title:
ANTIFUSE PROGRAMMING CURRENT LIMITER
88
Patent #:
Issue Dt:
11/16/2004
Application #:
09964113
Filing Dt:
09/25/2001
Publication #:
Pub Dt:
03/07/2002
Title:
METHOD AND APPARATUS FOR DATA COMPRESSION IN MEMORY DEVICES
89
Patent #:
Issue Dt:
10/05/2004
Application #:
09964747
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
EXTENSION MECHANISM AND METHOD FOR ASSEMBLING OVERHANGING COMPONENTS
90
Patent #:
Issue Dt:
08/05/2003
Application #:
09965209
Filing Dt:
09/26/2001
Publication #:
Pub Dt:
03/27/2003
Title:
REDUCED CURRENT ADDRESS SELECTION CIRCUIT AND METHOD
91
Patent #:
Issue Dt:
03/27/2007
Application #:
09965223
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
GLOBAL I/O TIMING ADJUSTMENT USING CALIBRATED DELAY ELEMENTS
92
Patent #:
Issue Dt:
06/03/2003
Application #:
09965627
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
DIGITAL UPDATE SCHEME FOR ADAPTIVE IMPEDANCE CONTROL OF ON-DIE INPUT/OUTPUT CIRCUITS
93
Patent #:
Issue Dt:
09/23/2003
Application #:
09966014
Filing Dt:
09/27/2001
Publication #:
Pub Dt:
03/27/2003
Title:
WRITE-ONCE POLYMER MEMORY WITH E-BEAM WRITING AND READING
94
Patent #:
Issue Dt:
12/02/2003
Application #:
09966699
Filing Dt:
09/27/2001
Publication #:
Pub Dt:
03/27/2003
Title:
METHODS OF FORMING MAGNETORESISTIVE DEVICES
95
Patent #:
Issue Dt:
01/06/2004
Application #:
09967060
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
A ZERO INSERTION FORCE CONNECTOR FOR SUBSTRATES WITH EDGE CONTACTS
96
Patent #:
Issue Dt:
12/09/2003
Application #:
09967180
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
RELEASING FUNCTIONAL BLOCKS IN RESPONSE TO A DETERMINATION OF A SUPPLY VOLTAGE PREDETERMINED LEVEL AND A LOGIC PREDETERMINED INITIAL STATE
97
Patent #:
Issue Dt:
12/11/2007
Application #:
09968278
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
DUAL-TARGET BLOCK REGISTER ALLOCATION
98
Patent #:
Issue Dt:
11/25/2003
Application #:
09969464
Filing Dt:
10/01/2001
Publication #:
Pub Dt:
02/07/2002
Title:
METHOD AND STRUCTURE FOR AN OXIDE LAYER OVERLYING AN OXIDATION-RESISTANT LAYER
99
Patent #:
Issue Dt:
06/01/2004
Application #:
09970275
Filing Dt:
10/02/2001
Publication #:
Pub Dt:
02/07/2002
Title:
METHODS OF PACKAGING AN INTEGRATED CIRCUIT
100
Patent #:
Issue Dt:
04/10/2007
Application #:
09970485
Filing Dt:
10/03/2001
Publication #:
Pub Dt:
04/03/2003
Title:
REMOVING REDUNDANT INFORMATION IN HYBRID BRANCH PREDICTION
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 05:33 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT