skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/28/2004
Application #:
10215898
Filing Dt:
08/08/2002
Publication #:
Pub Dt:
02/12/2004
Title:
METHOD OF FORMING A MEMORY TRANSISTOR COMPRISING A SCHOTTKY CONTACT
2
Patent #:
Issue Dt:
04/12/2005
Application #:
10215915
Filing Dt:
08/08/2002
Publication #:
Pub Dt:
02/12/2004
Title:
CONDUCTIVE STRUCTURE FOR MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SUCH STRUCTURES
3
Patent #:
Issue Dt:
09/07/2004
Application #:
10215991
Filing Dt:
08/09/2002
Publication #:
Pub Dt:
12/12/2002
Title:
PROCESS FOR THE FORMATION OF RUSIXOY-CONTAINING BARRIER LAYERS FOR HIGH-K DIELECTRICS
4
Patent #:
Issue Dt:
05/31/2005
Application #:
10216080
Filing Dt:
08/07/2002
Publication #:
Pub Dt:
09/25/2003
Title:
MEMORY DEVICE WITH MULTI-LEVEL STORAGE CELLS AND APPARATUSES, SYSTEMS AND METHODS INCLUDING SAME
5
Patent #:
Issue Dt:
07/18/2006
Application #:
10216439
Filing Dt:
08/12/2002
Publication #:
Pub Dt:
02/12/2004
Title:
METHOD AND APPARATUS USING PARASITIC CAPACITANCE FOR SYNCHRONIZING SIGNALS A DEVICE
6
Patent #:
Issue Dt:
12/13/2005
Application #:
10216580
Filing Dt:
08/08/2002
Publication #:
Pub Dt:
02/12/2004
Title:
ELECTRONIC DEVICES INCORPORATING ELECTRICAL INTERCONNECTIONS WITH IMPROVED RELIABILITY AND METHODS OF FABRICATING SAME
7
Patent #:
Issue Dt:
09/28/2004
Application #:
10216698
Filing Dt:
08/08/2002
Publication #:
Pub Dt:
02/12/2004
Title:
METHODS AND APPARATUS FOR SIGNAL PROCESSING
8
Patent #:
Issue Dt:
08/10/2004
Application #:
10216804
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
02/19/2004
Title:
CAPACITOR LAYOUT TECHNIQUE FOR REDUCTION OF FIXED PATTERN NOISE IN A CMOS SENSOR
9
Patent #:
Issue Dt:
01/13/2004
Application #:
10216990
Filing Dt:
08/12/2002
Publication #:
Pub Dt:
12/19/2002
Title:
ROW DECODED BIASING OF SENSE AMPLIFIER FOR IMPROVED ONE'S MARGIN
10
Patent #:
Issue Dt:
07/22/2003
Application #:
10217562
Filing Dt:
08/12/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHODS OF FORMING A FIELD EFFECT TRANSISTORS
11
Patent #:
Issue Dt:
04/26/2005
Application #:
10217600
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
02/19/2004
Title:
CLOSED FLUX MAGNETIC MEMORY
12
Patent #:
Issue Dt:
01/29/2008
Application #:
10217644
Filing Dt:
08/14/2002
Publication #:
Pub Dt:
02/19/2004
Title:
DATA PACKET HEADER CONVERSION
13
Patent #:
Issue Dt:
03/01/2005
Application #:
10217665
Filing Dt:
08/12/2002
Publication #:
Pub Dt:
02/12/2004
Title:
APPARATUS AND METHODS FOR REGULATED VOLTAGE
14
Patent #:
Issue Dt:
07/29/2008
Application #:
10217667
Filing Dt:
08/12/2002
Publication #:
Pub Dt:
12/19/2002
Title:
METHOD AND APPARATUS FOR REMOVING ENCAPSULATING MATERIAL FROM A PACKAGED MICROELECTRONIC DEVICE
15
Patent #:
Issue Dt:
10/07/2003
Application #:
10217719
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
12/19/2002
Title:
SELF-ALIGNED PECVD ETCH MASK
16
Patent #:
Issue Dt:
06/02/2009
Application #:
10218047
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
02/19/2004
Title:
METHODS FOR FORMING OPENINGS IN DOPED SILICON DIOXIDE
17
Patent #:
Issue Dt:
08/12/2003
Application #:
10218258
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
01/02/2003
Title:
GATE COUPLED VOLTAGE SUPPORT FOR AN OUTPUT DRIVER CIRCUIT
18
Patent #:
Issue Dt:
07/15/2003
Application #:
10218268
Filing Dt:
08/13/2002
Title:
SELECTIVE PASSIVATION OF EXPOSED SILICON
19
Patent #:
Issue Dt:
05/03/2005
Application #:
10218273
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
12/19/2002
Title:
METHOD FOR USING THIN SPACERS AND OXIDATION IN GATE OXIDES
20
Patent #:
Issue Dt:
01/06/2004
Application #:
10218275
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
12/12/2002
Title:
MULTI CHIP SEMICONDUCTOR PACKAGE AND METHOD OF CONSTRUCTION
21
Patent #:
Issue Dt:
11/11/2003
Application #:
10218511
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
12/19/2002
Title:
CLOCKED PASS TRANSISTOR AND COMPLEMENTARY PASS TRANSISTOR LOGIC CIRCUITS
22
Patent #:
Issue Dt:
02/15/2005
Application #:
10218586
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/19/2004
Title:
PROGRAMMABLE EMBEDDED DRAM CURRENT MONITOR
23
Patent #:
Issue Dt:
11/23/2004
Application #:
10218677
Filing Dt:
08/14/2002
Publication #:
Pub Dt:
03/13/2003
Title:
FAST SENSING SCHEME FOR FLOATING-GATE MEMORY CELLS
24
Patent #:
Issue Dt:
07/20/2004
Application #:
10219118
Filing Dt:
08/14/2002
Publication #:
Pub Dt:
12/12/2002
Title:
IC PACKAGE WITH DUAL HEAT SPREADERS
25
Patent #:
Issue Dt:
03/13/2007
Application #:
10219543
Filing Dt:
08/16/2002
Publication #:
Pub Dt:
02/19/2004
Title:
CMOS IMAGER DECODER STRUCTURE
26
Patent #:
Issue Dt:
11/15/2005
Application #:
10219604
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/19/2004
Title:
SEMICONDUCTOR DICE PACKAGES EMPLOYING AT LEAST ONE REDISTRIBUTION LAYER AND METHODS OF FABRICATION
27
Patent #:
Issue Dt:
07/01/2003
Application #:
10219721
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
12/26/2002
Title:
ELECTRONIC DEVICE WITH LOCALLY REDUCED EFFECTS ON ANALOG SIGNALS
28
Patent #:
Issue Dt:
04/26/2005
Application #:
10219870
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/19/2004
Title:
LANTHANIDE DOPED TIOX DIELECTRIC FILMS BY PLASMA OXIDATION
29
Patent #:
Issue Dt:
09/14/2004
Application #:
10219878
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/19/2004
Title:
LANTHANIDE DOPED TIOX DIELECTRIC FILMS
30
Patent #:
Issue Dt:
06/22/2004
Application #:
10222067
Filing Dt:
08/16/2002
Publication #:
Pub Dt:
12/26/2002
Title:
TRANSVERSE HYBRID LOC PACKAGE
31
Patent #:
Issue Dt:
07/08/2003
Application #:
10222113
Filing Dt:
08/16/2002
Publication #:
Pub Dt:
01/30/2003
Title:
APPARATUS FOR DISABLING AND RE-ENABLING ACCESS TO IC TEST FUNCTIONS
32
Patent #:
Issue Dt:
04/26/2005
Application #:
10222238
Filing Dt:
08/16/2002
Publication #:
Pub Dt:
02/19/2004
Title:
METHODS AND SYSTEMS FOR PLANARIZING MICROELECTRONIC DEVICES WITH GE-SE-AG LAYERS
33
Patent #:
Issue Dt:
05/03/2005
Application #:
10222290
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
05/06/2004
Title:
GAS DELIVERY SYSTEM FOR PULSED-TYPE DEPOSITION PROCESSES USED IN THE MANUFACTURING OF MICRO-DEVICES
34
Patent #:
Issue Dt:
03/15/2005
Application #:
10222305
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
04/17/2003
Title:
INTEGRATED CIRCUITRY
35
Patent #:
Issue Dt:
04/13/2004
Application #:
10222330
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
03/06/2003
Title:
METHODS OF FORMING CAPACITOR CONSTRUCTIONS
36
Patent #:
Issue Dt:
02/01/2005
Application #:
10222456
Filing Dt:
08/16/2002
Publication #:
Pub Dt:
02/19/2004
Title:
LATENCY REDUCTION USING NEGATIVE CLOCK EDGE AND READ FLAGS
37
Patent #:
Issue Dt:
04/04/2006
Application #:
10222827
Filing Dt:
08/19/2002
Publication #:
Pub Dt:
02/19/2004
Title:
CMOS IMAGER HAVING ON-CHIP ROM
38
Patent #:
Issue Dt:
05/15/2007
Application #:
10222997
Filing Dt:
08/19/2002
Publication #:
Pub Dt:
08/19/2004
Title:
METHOD OF FORMING VERTICAL SUB-MICRON CMOS TRANSISTORS ON (110), (111), (311), (511), AND HIGHER ORDER SURFACES OF BULK, SOI AND THIN FILM STRUCTURES
39
Patent #:
Issue Dt:
12/30/2003
Application #:
10223257
Filing Dt:
08/15/2002
Title:
DIFFERENTIAL BUFFER HAVING BIAS CURRENT GATED BY ASSOCIATED SIGNAL
40
Patent #:
Issue Dt:
01/27/2004
Application #:
10223425
Filing Dt:
08/19/2002
Publication #:
Pub Dt:
01/02/2003
Title:
CHEMICAL VAPOR DEPOSITION SYSTEMS INCLUDING METAL COMPLEXES WITH CHELATING O- AND/OR N-DONOR LIGANDS
41
Patent #:
Issue Dt:
01/27/2004
Application #:
10223869
Filing Dt:
08/20/2002
Publication #:
Pub Dt:
03/13/2003
Title:
VOLTAGE CONTROLLED OSCILLATORS
42
Patent #:
Issue Dt:
11/09/2004
Application #:
10224102
Filing Dt:
08/20/2002
Publication #:
Pub Dt:
01/02/2003
Title:
METHOD AND APPARATUS FOR PCB ARRAY WITH COMPENSATED SIGNAL PROPAGATION
43
Patent #:
Issue Dt:
05/31/2005
Application #:
10224341
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
BURIED TRANSISTORS FOR SILICON ON INSULATOR TECHNOLOGY
44
Patent #:
Issue Dt:
08/31/2004
Application #:
10224451
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
HIGH SPEED WORDLINE DECODER FOR DRIVING A LONG WORDLINE
45
Patent #:
Issue Dt:
12/02/2003
Application #:
10224702
Filing Dt:
08/21/2002
Title:
VERTICAL FLASH MEMORY CELL WITH BURIED SOURCE RAIL
46
Patent #:
Issue Dt:
11/30/2004
Application #:
10224771
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
NICKEL BONDING CAP OVER COPPER METALIZED BONDPADS
47
Patent #:
Issue Dt:
07/13/2004
Application #:
10224915
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
HIGH COUPLING FLOATING GATE TRANSISTOR
48
Patent #:
Issue Dt:
03/28/2006
Application #:
10225190
Filing Dt:
08/22/2002
Publication #:
Pub Dt:
02/26/2004
Title:
METHOD OF MANUFACTURE OF A RESISTANCE VARIABLE MEMORY CELL
49
Patent #:
Issue Dt:
08/05/2003
Application #:
10225315
Filing Dt:
08/20/2002
Publication #:
Pub Dt:
04/03/2003
Title:
PROCESS FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING NONVOLATILE MEMORY CELLS OF REDUCED DIMENSIONS
50
Patent #:
Issue Dt:
02/03/2004
Application #:
10225513
Filing Dt:
08/20/2002
Publication #:
Pub Dt:
04/10/2003
Title:
EEPROM FLASH MEMORY ERASABLE LINE BY LINE
51
Patent #:
Issue Dt:
06/15/2004
Application #:
10225570
Filing Dt:
08/20/2002
Publication #:
Pub Dt:
09/25/2003
Title:
MAGNETIC TUNNELING JUNCTION ANTIFUSE DEVICE
52
Patent #:
Issue Dt:
05/25/2004
Application #:
10225575
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR ASSEMBLING MICROELECTRONIC DEVICES
53
Patent #:
Issue Dt:
02/24/2004
Application #:
10225584
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
DUAL-DAMASCENE BIT LINE STRUCTURES FOR MICROELECTRONIC DEVICES AND METHODS OF FABRICATING MICROELECTRONIC DEVICES
54
Patent #:
Issue Dt:
09/28/2004
Application #:
10225907
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
04/10/2003
Title:
CIRCUIT BOARDS CONTAINING VIAS AND METHODS FOR PRODUCING SAME
55
Patent #:
Issue Dt:
08/09/2005
Application #:
10226070
Filing Dt:
08/22/2002
Publication #:
Pub Dt:
02/26/2004
Title:
MULTI-DIE SEMICONDUCTOR PACKAGE
56
Patent #:
Issue Dt:
12/06/2005
Application #:
10226327
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
02/26/2004
Title:
RESET VOLTAGE GENERATION CIRCUIT FOR CMOS IMAGERS
57
Patent #:
Issue Dt:
05/10/2005
Application #:
10226472
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
02/26/2004
Title:
SEMICONDUCTOR COMPONENT WITH ON BOARD CAPACITOR AND METHOD OF FABRICATION
58
Patent #:
Issue Dt:
04/06/2004
Application #:
10226488
Filing Dt:
08/22/2002
Publication #:
Pub Dt:
02/26/2004
Title:
PROCESS VARIATION RESISTANT SELF ALIGNED CONTACT ETCH
59
Patent #:
Issue Dt:
01/25/2005
Application #:
10226509
Filing Dt:
08/22/2002
Publication #:
Pub Dt:
02/26/2004
Title:
APPARATUS AND METHOD FOR DEPOSITING AND REFLOWING SOLDER PASTE ON A MICROELECTRONIC WORKPIECE
60
Patent #:
Issue Dt:
04/27/2004
Application #:
10226782
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
02/26/2004
Title:
CONTROLLING A DELAY LOCK LOOP CIRCUIT
61
Patent #:
Issue Dt:
07/08/2003
Application #:
10226849
Filing Dt:
08/22/2002
Title:
DEPOSITION AND CHAMBER TREATMENT METHODS
62
Patent #:
Issue Dt:
09/14/2004
Application #:
10227240
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/26/2004
Title:
POWER REDUCTION IN CMOS IMAGERS BY TRIMMING OF MASTER CURRENT REFERENCE
63
Patent #:
Issue Dt:
05/11/2004
Application #:
10227317
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
01/02/2003
Title:
METHOD AND APPARATUS FOR MARKING A BARE SEMICONDUCTOR DIE
64
Patent #:
Issue Dt:
02/24/2004
Application #:
10227329
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
02/26/2004
Title:
STRESS BALANCED SEMICONDUCTOR PACKAGES, METHOD OF FABRICATION AND MODIFIED MOLD SEGMENT
65
Patent #:
Issue Dt:
08/05/2003
Application #:
10227369
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
12/26/2002
Title:
METHOD FOR GRAVITATION-ASSISTED CONTROL OF SPREAD OF VISCOUS MATERIAL APPLIED TO A SUBSTRATE
66
Patent #:
Issue Dt:
05/03/2005
Application #:
10227608
Filing Dt:
08/23/2002
Publication #:
Pub Dt:
12/25/2003
Title:
VOLTAGE LEVEL SHIFTING CIRCUIT WITH IMPROVED SWITCHING SPEED
67
Patent #:
Issue Dt:
08/19/2003
Application #:
10227699
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
01/02/2003
Title:
FORMATION OF METAL OXIDE GATE DIELECTRIC
68
Patent #:
Issue Dt:
02/22/2005
Application #:
10227734
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/26/2004
Title:
PRECONDITIONING GLOBAL BITLINES
69
Patent #:
Issue Dt:
10/26/2004
Application #:
10227965
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/26/2004
Title:
HIGH SPEED LOW VOLTAGE DRIVER
70
Patent #:
Issue Dt:
01/13/2004
Application #:
10228062
Filing Dt:
08/27/2002
Title:
MRAM MEMORY ELEMENT
71
Patent #:
Issue Dt:
01/11/2005
Application #:
10228597
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD AND APPARATUS FOR ERASING MEMORY
72
Patent #:
Issue Dt:
03/17/2009
Application #:
10228617
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
10/21/2004
Title:
METHOD FOR PACKAGING A TAPE SUBSTRATE
73
Patent #:
Issue Dt:
08/03/2004
Application #:
10228619
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
MAGNETIC NON-VOLATILE MEMORY COIL LAYOUT ARCHITECTURE AND PROCESS INTEGRATION SCHEME
74
Patent #:
Issue Dt:
05/17/2005
Application #:
10228695
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/20/2003
Title:
FIELD CORRECTION OF OVERLAY ERROR
75
Patent #:
Issue Dt:
12/06/2005
Application #:
10228703
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
PSEUDO CMOS DYNAMIC LOGIC WITH DELAYED CLOCKS
76
Patent #:
Issue Dt:
05/25/2004
Application #:
10228704
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
DIFFERENTIAL AMPLIFIER COMMON MODE NOISE COMPENSATION
77
Patent #:
Issue Dt:
05/24/2005
Application #:
10228823
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/27/2003
Title:
METAL-POLY INTEGRATED CAPACITOR STRUCTURE
78
Patent #:
Issue Dt:
06/15/2004
Application #:
10228824
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/20/2003
Title:
FLASH MEMORY ARRAY ARCHITECTURE
79
Patent #:
Issue Dt:
01/23/2007
Application #:
10228839
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/26/2004
Title:
CROSS DIFFUSION BARRIER LAYER IN POLYSILICON
80
Patent #:
Issue Dt:
09/19/2006
Application #:
10228947
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
AUTOMATIC COLOR CONSTANCY FOR IMAGE SENSORS
81
Patent #:
Issue Dt:
07/19/2005
Application #:
10229136
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
SINGLE SUBSTRATE ANNEALING OF MAGNETORESISTIVE STRUCTURE
82
Patent #:
Issue Dt:
04/19/2005
Application #:
10229139
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
DEVICE HAVING REDUCED DIFFUSION THROUGH FERROMAGNETIC MATERIALS
83
Patent #:
Issue Dt:
06/29/2004
Application #:
10229336
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/26/2004
Title:
SEMICONDUCTOR CONSTRUCTIONS
84
Patent #:
Issue Dt:
02/24/2004
Application #:
10229364
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/27/2003
Title:
TEMPERATURE AND VOLTAGE COMPENSATED REFERENCE CURRENT GENERATOR
85
Patent #:
Issue Dt:
12/30/2003
Application #:
10229399
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/27/2003
Title:
HIGH VOLTAGE LOW POWER SENSING DEVICE FOR FLASH MEMORY
86
Patent #:
Issue Dt:
01/20/2004
Application #:
10229476
Filing Dt:
08/28/2002
Title:
VERTICAL FLOATING GATE TRANSISTOR
87
Patent #:
Issue Dt:
10/25/2005
Application #:
10229627
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING METAL ORGANO-AMINES AND METAL ORGANO-OXIDES
88
Patent #:
Issue Dt:
08/31/2004
Application #:
10229653
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
SYSTEMS AND METHODS FOR FORMING REFRACTORY METAL OXIDE LAYERS
89
Patent #:
Issue Dt:
05/30/2006
Application #:
10229702
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
OUTPUT DATA COMPRESSION SCHEME USING TRI-STATE
90
Patent #:
Issue Dt:
09/26/2006
Application #:
10229779
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
07/28/2005
Title:
SYSTEMS AND METHODS FOR FORMING ZIRCONIUM AND/OR HAFNIUM-CONTAINING LAYERS
91
Patent #:
Issue Dt:
09/28/2004
Application #:
10229824
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
VERTICALLY INTEGRATED FLASH MEMORY CELL AND METHOD OF FABRICATING A VERTICALLY INTEGRATED FLASH MEMORY CELL
92
Patent #:
Issue Dt:
06/14/2005
Application #:
10229837
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
01/09/2003
Title:
THIN FLIP-CHIP METHOD
93
Patent #:
Issue Dt:
11/23/2004
Application #:
10229865
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
01/09/2003
Title:
INTEGRATED CIRCUITRY
94
Patent #:
Issue Dt:
12/04/2007
Application #:
10229866
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD AND SYSTEM FOR TRANSFERRING DATA TO AN ELECTRONIC TOY OR OTHER ELECTRONIC DEVICE
95
Patent #:
Issue Dt:
11/16/2004
Application #:
10229886
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
07/24/2003
Title:
SEMICONDUCTOR CONSTRUCTIONS
96
Patent #:
Issue Dt:
01/06/2004
Application #:
10229887
Filing Dt:
08/27/2002
Title:
ATOMIC LAYER DEPOSITION METHODS
97
Patent #:
Issue Dt:
05/24/2005
Application #:
10229901
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
05/15/2003
Title:
VOLTAGE CLAMP CIRCUIT
98
Patent #:
Issue Dt:
01/17/2006
Application #:
10229908
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
MULTIPLE CHIP SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING SAME
99
Patent #:
Issue Dt:
11/15/2005
Application #:
10229914
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
MULTI-CHIP WAFER LEVEL SYSTEM PACKAGES AND METHODS OF FORMING SAME
100
Patent #:
Issue Dt:
08/02/2005
Application #:
10229920
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/27/2003
Title:
CONDITIONED AND ROBUST ULTRA-LOW POWER POWER-ON RESET SEQUENCER FOR INTEGRATED CIRCUITS
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 05:02 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT