skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 16529
Page 36 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
1
Patent #:
7160795
Issue Dt:
01/09/2007
Application #:
10293789
Filing Dt:
11/12/2002
Publication #:
US20030235018
Pub Dt:
12/25/2003
Title:
METHOD AND STRUCTURES FOR REDUCED PARASITIC CAPACITANCE IN INTEGRATED CIRCUIT METALLIZATONS
2
Patent #:
6590805
Issue Dt:
07/08/2003
Application #:
10293797
Filing Dt:
11/12/2002
Publication #:
US20030067801
Pub Dt:
04/10/2003
Title:
MAGNETO-RESISTIVE MEMORY HAVING SENSE AMPLIFIER WITH OFFSET CONTROL
3
Patent #:
7024575
Issue Dt:
04/04/2006
Application #:
10294271
Filing Dt:
11/14/2002
Publication #:
US20040098633
Pub Dt:
05/20/2004
Title:
APPARATUS AND METHOD FOR TIME SYNCHRONIZATION OF A PLURALITY OF MULTIMEDIA STREAMS
4
Patent #:
6734482
Issue Dt:
05/11/2004
Application #:
10295106
Filing Dt:
11/15/2002
Publication #:
US20040094786
Pub Dt:
05/20/2004
Title:
TRENCH BURIED BIT LINE MEMORY DEVICES AND METHODS THEREOF
5
Patent #:
6894915
Issue Dt:
05/17/2005
Application #:
10295225
Filing Dt:
11/15/2002
Publication #:
US20040095795
Pub Dt:
05/20/2004
Title:
METHOD TO PREVENT BIT LINE CAPACITIVE COUPLING
6
Patent #:
6759330
Issue Dt:
07/06/2004
Application #:
10295536
Filing Dt:
11/15/2002
Publication #:
US20030096498
Pub Dt:
05/22/2003
Title:
METHOD OF PROVIDING A STRUCTURE USING SELF-ALIGNED FEATURES
7
Patent #:
7544622
Issue Dt:
06/09/2009
Application #:
10295750
Filing Dt:
11/15/2002
Publication #:
US20030094434
Pub Dt:
05/22/2003
Title:
PASSIVATION FOR CLEANING A MATERIAL
8
Patent #:
6654292
Issue Dt:
11/25/2003
Application #:
10298737
Filing Dt:
11/18/2002
Publication #:
US20030072179
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
9
Patent #:
6603682
Issue Dt:
08/05/2003
Application #:
10298743
Filing Dt:
11/18/2002
Publication #:
US20030067810
Pub Dt:
04/10/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
10
Patent #:
6618293
Issue Dt:
09/09/2003
Application #:
10298745
Filing Dt:
11/18/2002
Publication #:
US20030072180
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
11
Patent #:
6618294
Issue Dt:
09/09/2003
Application #:
10298748
Filing Dt:
11/18/2002
Publication #:
US20030067811
Pub Dt:
04/10/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
12
Patent #:
6646926
Issue Dt:
11/11/2003
Application #:
10298763
Filing Dt:
11/18/2002
Publication #:
US20030072178
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
13
Patent #:
6650571
Issue Dt:
11/18/2003
Application #:
10298777
Filing Dt:
11/18/2002
Publication #:
US20030072181
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
14
Patent #:
6738298
Issue Dt:
05/18/2004
Application #:
10298830
Filing Dt:
11/18/2002
Publication #:
US20040095810
Pub Dt:
05/20/2004
Title:
AUTOMATIC REFERENCE VOLTAGE REGULATION IN A MEMORY DEVICE
15
Patent #:
6646927
Issue Dt:
11/11/2003
Application #:
10298839
Filing Dt:
11/18/2002
Publication #:
US20030072182
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
16
Patent #:
6602807
Issue Dt:
08/05/2003
Application #:
10298867
Filing Dt:
11/18/2002
Publication #:
US20030092248
Pub Dt:
05/15/2003
Title:
USE OF LINEAR INJECTORS TO DEPOSIT UNIFORM SELECTIVE OZONE TEOS OXIDE FILM BY PULSING REACTANTS ON AND OFF
17
Patent #:
6760265
Issue Dt:
07/06/2004
Application #:
10299965
Filing Dt:
11/19/2002
Publication #:
US20030095453
Pub Dt:
05/22/2003
Title:
READ AMPLIFIER WITH A LOW CURRENT CONSUMPTION DIFFERENTIAL OUTPUT STAGE
18
Patent #:
6693313
Issue Dt:
02/17/2004
Application #:
10300153
Filing Dt:
11/19/2002
Publication #:
US20030094633
Pub Dt:
05/22/2003
Title:
FIELD EFFECT TRANSISTORS, FIELD EFFECT TRANSISTOR ASSEMBLIES, AND INTEGRATED CIRCUITRY
19
Patent #:
6696109
Issue Dt:
02/24/2004
Application #:
10300327
Filing Dt:
11/19/2002
Publication #:
US20030072892
Pub Dt:
04/17/2003
Title:
CHEMICAL VAPOR DEPOSITION PROCESS FOR DEPOSITING TITANIUM SILICIDE FILMS FROM AN ORGANOMETALLIC COMPOUND
20
Patent #:
6635396
Issue Dt:
10/21/2003
Application #:
10301088
Filing Dt:
11/21/2002
Publication #:
US20030077528
Pub Dt:
04/24/2003
Title:
METHOD FOR PROVIDING AN ALIGNMENT DIFFRACTION GRATING FOR PHOTOLITHOGRAPHIC ALIGNMENT DURING SEMICONDUCTOR FABRICATION
21
Patent #:
6770927
Issue Dt:
08/03/2004
Application #:
10301268
Filing Dt:
11/20/2002
Publication #:
US20030073277
Pub Dt:
04/17/2003
Title:
STRUCTURES COMPRISING TRANSISTOR GATES
22
Patent #:
6977841
Issue Dt:
12/20/2005
Application #:
10301410
Filing Dt:
11/21/2002
Publication #:
US20040103239
Pub Dt:
05/27/2004
Title:
PRECONDITIONING OF DEFECTIVE AND REDUNDANT COLUMNS IN A MEMORY DEVICE
23
Patent #:
6746934
Issue Dt:
06/08/2004
Application #:
10301573
Filing Dt:
11/22/2002
Publication #:
US20030073318
Pub Dt:
04/17/2003
Title:
ATOMIC LAYER DOPING APPARATUS AND METHOD
24
Patent #:
6939761
Issue Dt:
09/06/2005
Application #:
10302360
Filing Dt:
11/22/2002
Publication #:
US20040102027
Pub Dt:
05/27/2004
Title:
METHODS OF FORMING BURIED BIT LINE DRAM CIRCUITRY
25
Patent #:
6998289
Issue Dt:
02/14/2006
Application #:
10302421
Filing Dt:
11/21/2002
Publication #:
US20030071289
Pub Dt:
04/17/2003
Title:
MULTIPLE LAYER PHASE-CHANGE MEMORY
26
Patent #:
6984893
Issue Dt:
01/10/2006
Application #:
10303585
Filing Dt:
11/22/2002
Publication #:
US20030071358
Pub Dt:
04/17/2003
Title:
LOW TEMPERATURE NITRIDE USED AS CU BARRIER LAYER
27
Patent #:
7465999
Issue Dt:
12/16/2008
Application #:
10303696
Filing Dt:
11/26/2002
Publication #:
US20030227058
Pub Dt:
12/11/2003
Title:
FULLY-DEPLETED (FD) (SOI) MOSFET ACCESS TRANSISTOR
28
Patent #:
6713378
Issue Dt:
03/30/2004
Application #:
10303880
Filing Dt:
11/26/2002
Publication #:
US20030077891
Pub Dt:
04/24/2003
Title:
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
29
Patent #:
7374865
Issue Dt:
05/20/2008
Application #:
10304303
Filing Dt:
11/25/2002
Publication #:
US20040101764
Pub Dt:
05/27/2004
Title:
METHODS TO PATTERN CONTACTS USING CHROMELESS PHASE SHIFT MASKS
30
Patent #:
6947353
Issue Dt:
09/20/2005
Application #:
10304463
Filing Dt:
11/25/2002
Publication #:
US20030123338
Pub Dt:
07/03/2003
Title:
APPARATUS AND METHOD FOR PROVIDING UNINTERRUPTED CONTINUOUS PLAY DURING A CHANGE OF SIDES OF A DUAL SIDED OPTICAL DISK
31
Patent #:
6876022
Issue Dt:
04/05/2005
Application #:
10306592
Filing Dt:
11/27/2002
Publication #:
US20030086287
Pub Dt:
05/08/2003
Title:
JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES
32
Patent #:
7310790
Issue Dt:
12/18/2007
Application #:
10309529
Filing Dt:
12/03/2002
Publication #:
US20040107409
Pub Dt:
06/03/2004
Title:
AUTOMATIC SYMBOLIC INDEXING METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN
33
Patent #:
6934208
Issue Dt:
08/23/2005
Application #:
10309572
Filing Dt:
12/03/2002
Publication #:
US20040105333
Pub Dt:
06/03/2004
Title:
APPARATUS AND METHOD FOR A CURRENT LIMITING BLEEDER DEVICE SHARED BY COLUMNS OF DIFFERENT MEMORY ARRAYS
34
Patent #:
6674115
Issue Dt:
01/06/2004
Application #:
10309633
Filing Dt:
12/04/2002
Publication #:
US20030080427
Pub Dt:
05/01/2003
Title:
MULTIPLE LAYER PHASE-CHANGE MEMORY
35
Patent #:
7284144
Issue Dt:
10/16/2007
Application #:
10309759
Filing Dt:
12/04/2002
Publication #:
US20030126204
Pub Dt:
07/03/2003
Title:
FINITE STATE MACHINE INTERFACE HAS ARBITRATION STRUCTURE TO STORE COMMAND GENERATED BY INTERNAL CIRCUITS DURING EVALUATION PHASE OF STATE MACHINE FOR FLASH EEPROM DEVICE
36
Patent #:
6759882
Issue Dt:
07/06/2004
Application #:
10313044
Filing Dt:
12/06/2002
Publication #:
US20030081472
Pub Dt:
05/01/2003
Title:
SYSTEM AND METHOD FOR SKEW COMPENSATING A CLOCK SIGNAL AND FOR CAPTURING A DIGITAL SIGNAL USING THE SKEW COMPENSATED CLOCK SIGNAL
37
Patent #:
6812753
Issue Dt:
11/02/2004
Application #:
10313141
Filing Dt:
12/06/2002
Publication #:
US20030081473
Pub Dt:
05/01/2003
Title:
SYSTEM AND METHOD FOR SKEW COMPENSATING A CLOCK SIGNAL AND FOR CAPTURING A DIGITAL SIGNAL USING THE SKEW COMPENSATED CLOCK SIGNAL
38
Patent #:
7261832
Issue Dt:
08/28/2007
Application #:
10313950
Filing Dt:
12/06/2002
Publication #:
US20030219962
Pub Dt:
11/27/2003
Title:
METHODS AND APPARATUSES FOR MONITORING AND CONTROLLING MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATE ASSEMBLIES
39
Patent #:
6916668
Issue Dt:
07/12/2005
Application #:
10314377
Filing Dt:
12/06/2002
Publication #:
US20030098469
Pub Dt:
05/29/2003
Title:
METHODS FOR PROVIDING A MAGNETIC SHIELD FOR AN INTEGRATED CIRCUIT HAVING MAGNETORESISTIVE MEMORY CELLS
40
Patent #:
6890812
Issue Dt:
05/10/2005
Application #:
10316479
Filing Dt:
12/11/2002
Publication #:
US20030218199
Pub Dt:
11/27/2003
Title:
METHOD OF FORMING A MEMORY HAVING A VERTICAL TRANSISTOR
41
Patent #:
6717873
Issue Dt:
04/06/2004
Application #:
10317106
Filing Dt:
12/12/2002
Publication #:
US20030081476
Pub Dt:
05/01/2003
Title:
BALANCED SENSE AMPLIFIER CONTROL FOR OPEN DIGIT LINE ARCHITECTURE MEMORY DEVICES
42
Patent #:
7240260
Issue Dt:
07/03/2007
Application #:
10317605
Filing Dt:
12/11/2002
Publication #:
US20040117703
Pub Dt:
06/17/2004
Title:
STIMULUS GENERATION
43
Patent #:
6741195
Issue Dt:
05/25/2004
Application #:
10317678
Filing Dt:
12/11/2002
Title:
LOW GLITCH CURRENT STEERING DIGITAL TO ANALOG CONVERTER AND METHOD
44
Patent #:
6690086
Issue Dt:
02/10/2004
Application #:
10318172
Filing Dt:
12/13/2002
Publication #:
US20030085472
Pub Dt:
05/08/2003
Title:
APPARATUS AND METHOD FOR REDUCING INTERPOSER COMPRESSION DURING MOLDING PROCESS
45
Patent #:
6717855
Issue Dt:
04/06/2004
Application #:
10318464
Filing Dt:
12/13/2002
Publication #:
US20030086297
Pub Dt:
05/08/2003
Title:
METHOD AND APPARATUS FOR ALLOWING CONTINUOUS APPLICATION OF HIGH VOLTAGE TO A FLASH MEMORY DEVICE POWER PIN
46
Patent #:
7109545
Issue Dt:
09/19/2006
Application #:
10318971
Filing Dt:
12/13/2002
Publication #:
US20030089940
Pub Dt:
05/15/2003
Title:
INTEGRATED CIRCUIT MEMORY WITH OFFSET CAPACITOR
47
Patent #:
6913966
Issue Dt:
07/05/2005
Application #:
10318972
Filing Dt:
12/13/2002
Publication #:
US20030089941
Pub Dt:
05/15/2003
Title:
METHOD FOR STABILIZING OR OFFSETTING VOLTAGE IN AN INTEGRATED CIRCUIT
48
Patent #:
7205562
Issue Dt:
04/17/2007
Application #:
10318984
Filing Dt:
12/13/2002
Publication #:
US20040113192
Pub Dt:
06/17/2004
Title:
PHASE CHANGE MEMORY AND METHOD THEREFOR
49
Patent #:
7271403
Issue Dt:
09/18/2007
Application #:
10319183
Filing Dt:
12/13/2002
Publication #:
US20040113154
Pub Dt:
06/17/2004
Title:
ISOLATING PHASE CHANGE MEMORY DEVICES
50
Patent #:
6816404
Issue Dt:
11/09/2004
Application #:
10319439
Filing Dt:
12/12/2002
Publication #:
US20030185047
Pub Dt:
10/02/2003
Title:
ARCHITECTURE OF A PHASE-CHANGE NONVOLATILE MEMORY ARRAY
51
Patent #:
6787370
Issue Dt:
09/07/2004
Application #:
10320253
Filing Dt:
12/16/2002
Publication #:
US20030094638
Pub Dt:
05/22/2003
Title:
METHOD OF FORMING A WEAK FERROELECTRIC TRANSISTOR
52
Patent #:
6819003
Issue Dt:
11/16/2004
Application #:
10320882
Filing Dt:
12/16/2002
Publication #:
US20030104653
Pub Dt:
06/05/2003
Title:
RECESSED ENCAPSULATED MICROELECTRONIC DEVICES AND METHODS FOR FORMATION
53
Patent #:
6669738
Issue Dt:
12/30/2003
Application #:
10322119
Filing Dt:
12/16/2002
Publication #:
US20030085459
Pub Dt:
05/08/2003
Title:
LOW PROFILE SEMICONDUCTOR PACKAGE
54
Patent #:
6879018
Issue Dt:
04/12/2005
Application #:
10322252
Filing Dt:
12/17/2002
Publication #:
US20030102520
Pub Dt:
06/05/2003
Title:
FUSE FOR USE IN A SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICES INCLUDING THE FUSE
55
Patent #:
6674680
Issue Dt:
01/06/2004
Application #:
10322681
Filing Dt:
12/17/2002
Publication #:
US20030086318
Pub Dt:
05/08/2003
Title:
METHODS OF PROGRAMMING AND CIRCUITRY FOR A PROGRAMMABLE ELEMENT
56
Patent #:
7371975
Issue Dt:
05/13/2008
Application #:
10322902
Filing Dt:
12/18/2002
Publication #:
US20040118604
Pub Dt:
06/24/2004
Title:
ELECTRONIC PACKAGES AND COMPONENTS THEREOF FORMED BY SUBSTRATE-IMPRINTING
57
Patent #:
6951982
Issue Dt:
10/04/2005
Application #:
10323150
Filing Dt:
12/18/2002
Publication #:
US20040100772
Pub Dt:
05/27/2004
Title:
PACKAGED MICROELECTRONIC COMPONENT ASSEMBLIES
58
Patent #:
6927135
Issue Dt:
08/09/2005
Application #:
10323453
Filing Dt:
12/18/2002
Publication #:
US20040121548
Pub Dt:
06/24/2004
Title:
METHODS OF FABRICATING MULTIPLE SETS OF FIELD EFFECT TRANSISTORS
59
Patent #:
6774006
Issue Dt:
08/10/2004
Application #:
10323525
Filing Dt:
12/18/2002
Publication #:
US20030121145
Pub Dt:
07/03/2003
Title:
MICROELECTONIC DEVICE FABRICATING METHOD, AND METHOD OF FORMING A PAIR OF FIELD EFFECT TRANSISTOR GATE LINES OF DIFFERENT BASE WIDTHS FROM A COMMON DEPOSITED CONDUCTIVE LAYER
60
Patent #:
7262098
Issue Dt:
08/28/2007
Application #:
10323615
Filing Dt:
12/18/2002
Publication #:
US20030224563
Pub Dt:
12/04/2003
Title:
MANUFACTURING PROCESS OF A SEMICONDUCTOR NON-VOLATILE MEMORY CELL
61
Patent #:
6630738
Issue Dt:
10/07/2003
Application #:
10324626
Filing Dt:
12/18/2002
Publication #:
US20030089985
Pub Dt:
05/15/2003
Title:
DEFLECTABLE INTERCONNECT
62
Patent #:
6664131
Issue Dt:
12/16/2003
Application #:
10324627
Filing Dt:
12/18/2002
Publication #:
US20030092218
Pub Dt:
05/15/2003
Title:
DEFLECTABLE INTERCONNECT
63
Patent #:
6696990
Issue Dt:
02/24/2004
Application #:
10325707
Filing Dt:
12/20/2002
Publication #:
US20030122693
Pub Dt:
07/03/2003
Title:
BINARY ENCODING CIRCUIT
64
Patent #:
6836150
Issue Dt:
12/28/2004
Application #:
10325985
Filing Dt:
12/23/2002
Publication #:
US20040119499
Pub Dt:
06/24/2004
Title:
REDUCING SWING LINE DRIVER
65
Patent #:
7118686
Issue Dt:
10/10/2006
Application #:
10326651
Filing Dt:
12/19/2002
Publication #:
US20030087525
Pub Dt:
05/08/2003
Title:
SLURRY FOR USE IN POLISHING SEMICONDUCTOR DEVICE CONDUCTIVE STRUCTURES THAT INCLUDE COPPER AND TUNGSTEN AND POLISHING METHODS
66
Patent #:
6723623
Issue Dt:
04/20/2004
Application #:
10326725
Filing Dt:
12/20/2002
Title:
METHODS OF FORMING IMPLANT REGIONS RELATIVE TO TRANSISTOR GATES
67
Patent #:
6927346
Issue Dt:
08/09/2005
Application #:
10326901
Filing Dt:
12/20/2002
Publication #:
US20040118606
Pub Dt:
06/24/2004
Title:
SURFACE MOUNT TECHNOLOGY TO VIA-IN-PAD INTERCONNECTIONS
68
Patent #:
7237172
Issue Dt:
06/26/2007
Application #:
10327071
Filing Dt:
12/24/2002
Publication #:
US20040120173
Pub Dt:
06/24/2004
Title:
ERROR DETECTION AND CORRECTION IN A CAM
69
Patent #:
6897672
Issue Dt:
05/24/2005
Application #:
10327469
Filing Dt:
12/20/2002
Publication #:
US20030128041
Pub Dt:
07/10/2003
Title:
APPARATUS TO PREVENT DAMAGE TO PROBE CARD
70
Patent #:
7218491
Issue Dt:
05/15/2007
Application #:
10329058
Filing Dt:
12/23/2002
Publication #:
US20040120092
Pub Dt:
06/24/2004
Title:
ELECTROSTATIC DISCHARGE PROTECTION UNIT INCLUDING EQUALIZATION
71
Patent #:
6925011
Issue Dt:
08/02/2005
Application #:
10329792
Filing Dt:
12/26/2002
Publication #:
US20040125654
Pub Dt:
07/01/2004
Title:
PROGRAMMING FLASH MEMORIES
72
Patent #:
6868024
Issue Dt:
03/15/2005
Application #:
10329876
Filing Dt:
12/26/2002
Publication #:
US20040125663
Pub Dt:
07/01/2004
Title:
LOW VOLTAGE SENSE AMPLIFIER FOR OPERATION UNDER A REDUCED BIT LINE BIAS VOLTAGE
73
Patent #:
7272709
Issue Dt:
09/18/2007
Application #:
10329904
Filing Dt:
12/26/2002
Publication #:
US20040128425
Pub Dt:
07/01/2004
Title:
USING CHIP SELECT TO SPECIFY BOOT MEMORY
74
Patent #:
6812150
Issue Dt:
11/02/2004
Application #:
10329913
Filing Dt:
12/26/2002
Publication #:
US20040124499
Pub Dt:
07/01/2004
Title:
SEMICONDUCTOR DEVICE STRUCTURES WITH CAPACITOR CONTAINERS AND CONTACT APERTURES HAVING INCREASED ASPECT RATIOS AND METHODS FOR MAKING THE SAME
75
Patent #:
7991947
Issue Dt:
08/02/2011
Application #:
10330204
Filing Dt:
12/30/2002
Publication #:
US20040125808
Pub Dt:
07/01/2004
Title:
MULTI-PRIORITY ENCODER
76
Patent #:
6809944
Issue Dt:
10/26/2004
Application #:
10330205
Filing Dt:
12/30/2002
Publication #:
US20040125630
Pub Dt:
07/01/2004
Title:
CAM WITH AUTOMATIC NEXT FREE ADDRESS POINTER
77
Patent #:
7139866
Issue Dt:
11/21/2006
Application #:
10330218
Filing Dt:
12/30/2002
Publication #:
US20040128438
Pub Dt:
07/01/2004
Title:
CAM WITH AUTOMATIC WRITING TO THE NEXT FREE ADDRESS
78
Patent #:
7003624
Issue Dt:
02/21/2006
Application #:
10330251
Filing Dt:
12/30/2002
Publication #:
US20040128441
Pub Dt:
07/01/2004
Title:
METHOD AND APPARATUS FOR DETECTING ''ALMOST MATCH'' IN A CAM
79
Patent #:
6831862
Issue Dt:
12/14/2004
Application #:
10330469
Filing Dt:
12/26/2002
Publication #:
US20030090949
Pub Dt:
05/15/2003
Title:
METHOD AND APPARATUS FOR MATCHED-REFERENCE SENSING ARCHITECTURE FOR NON-VOLATILE MEMORIES
80
Patent #:
6787877
Issue Dt:
09/07/2004
Application #:
10330525
Filing Dt:
12/27/2002
Publication #:
US20030132502
Pub Dt:
07/17/2003
Title:
METHOD FOR FILLING STRUCTURAL GAPS AND INTEGRATED CIRCUITRY
81
Patent #:
6719012
Issue Dt:
04/13/2004
Application #:
10330881
Filing Dt:
12/23/2002
Publication #:
US20030092241
Pub Dt:
05/15/2003
Title:
METHOD OF FORMING TRENCH ISOLATION REGIONS
82
Patent #:
6703263
Issue Dt:
03/09/2004
Application #:
10331033
Filing Dt:
12/27/2002
Publication #:
US20030134456
Pub Dt:
07/17/2003
Title:
SEMICONDUCTOR FUSES, METHODS OF USING THE SAME, METHODS OF MAKING THE SAME, AND SEMICONDUCTOR DEVICES CONTAINING THE SAME
83
Patent #:
6822905
Issue Dt:
11/23/2004
Application #:
10331106
Filing Dt:
12/27/2002
Publication #:
US20030142547
Pub Dt:
07/31/2003
Title:
REGULATION METHOD FOR THE SOURCE TERMINAL VOLTAGE IN A NON-VOLATILE MEMORY CELL DURING A PROGRAM PHASE AND CORRESPONDING PROGRAM CIRCUIT
84
Patent #:
6809961
Issue Dt:
10/26/2004
Application #:
10331116
Filing Dt:
12/27/2002
Publication #:
US20030151949
Pub Dt:
08/14/2003
Title:
REGULATION METHOD FOR THE DRAIN, BODY AND SOURCE TERMINALS VOLTAGES IN A NON-VOLATILE MEMORY CELL DURING A PROGRAM PHASE AND CORRESPONDING PROGRAM CIRCUIT
85
Patent #:
6801466
Issue Dt:
10/05/2004
Application #:
10331147
Filing Dt:
12/27/2002
Publication #:
US20030142568
Pub Dt:
07/31/2003
Title:
CIRCUIT FOR CONTROLLING A REFERENCE NODE IN A SENSE AMPLIFIER
86
Patent #:
6822906
Issue Dt:
11/23/2004
Application #:
10331158
Filing Dt:
12/26/2002
Publication #:
US20030156458
Pub Dt:
08/21/2003
Title:
SENSE AMPLIFIER STRUCTURE FOR MULTILEVEL NON-VOLATILE MEMORY DEVICES AND CORRESPONDING READING METHOD
87
Patent #:
7088614
Issue Dt:
08/08/2006
Application #:
10331161
Filing Dt:
12/26/2002
Publication #:
US20030159014
Pub Dt:
08/21/2003
Title:
PROGRAMMING METHOD FOR A MULTILEVEL MEMORY CELL
88
Patent #:
6958949
Issue Dt:
10/25/2005
Application #:
10331177
Filing Dt:
12/27/2002
Publication #:
US20030149831
Pub Dt:
08/07/2003
Title:
DECODING STRUCTURE FOR A MEMORY DEVICE WITH A CONTROL CODE
89
Patent #:
7203631
Issue Dt:
04/10/2007
Application #:
10334113
Filing Dt:
12/31/2002
Publication #:
US20040049371
Pub Dt:
03/11/2004
Title:
SYSTEM AND METHOD TO ANALYZE VLSI DESIGNS
90
Patent #:
6829168
Issue Dt:
12/07/2004
Application #:
10334126
Filing Dt:
12/30/2002
Publication #:
US20030147290
Pub Dt:
08/07/2003
Title:
POWER SUPPLY CIRCUIT STRUCTURE FOR A ROW DECODER OF A MULTILEVEL NON-VOLATILE MEMORY DEVICE
91
Patent #:
6707147
Issue Dt:
03/16/2004
Application #:
10334230
Filing Dt:
12/30/2002
Publication #:
US20030094690
Pub Dt:
05/22/2003
Title:
SUBSTRATES AND ASSEMBLIES INCLUDING PRE-APPLIED ADHESION PROMOTER
92
Patent #:
6858467
Issue Dt:
02/22/2005
Application #:
10334407
Filing Dt:
12/31/2002
Publication #:
US20030089981
Pub Dt:
05/15/2003
Title:
SEMICONDUCTOR PACKAGE HAVING STACKED DICE AND LEADFRAMES AND METHOD OF FABRICATION
93
Patent #:
6819621
Issue Dt:
11/16/2004
Application #:
10334408
Filing Dt:
12/31/2002
Publication #:
US20030095454
Pub Dt:
05/22/2003
Title:
METHOD AND APPARATUS FOR STANDBY POWER REDUCTION IN SEMICONDUCTOR DEVICES
94
Patent #:
6630847
Issue Dt:
10/07/2003
Application #:
10335825
Filing Dt:
12/31/2002
Publication #:
US20030132785
Pub Dt:
07/17/2003
Title:
RAIL-TO-RAIL CMOS COMPARATOR
95
Patent #:
6658727
Issue Dt:
12/09/2003
Application #:
10336169
Filing Dt:
01/03/2003
Publication #:
US20030101583
Pub Dt:
06/05/2003
Title:
METHOD FOR ASSEMBLING DIE PACKAGE
96
Patent #:
6724218
Issue Dt:
04/20/2004
Application #:
10336355
Filing Dt:
01/03/2003
Publication #:
US20030094972
Pub Dt:
05/22/2003
Title:
DIGITAL LOGIC DEVICES WITH EXTREMELY SKEWED TRIP POINTS AND RESET CIRCUITRY FOR RAPIDLY PROPAGATING SIGNAL EDGES
97
Patent #:
6891398
Issue Dt:
05/10/2005
Application #:
10336357
Filing Dt:
01/03/2003
Publication #:
US20030098717
Pub Dt:
05/29/2003
Title:
A SKEWED FALLING LOGIC DEVICE FOR RAPIDLY PROPAGATING A FALLING EDGE OF AN OUTPUT SIGNAL
98
Patent #:
7215374
Issue Dt:
05/08/2007
Application #:
10336358
Filing Dt:
01/03/2003
Publication #:
US20040130656
Pub Dt:
07/08/2004
Title:
CAMERA MODULE HAVING GEARED LENS BARREL
99
Patent #:
6919735
Issue Dt:
07/19/2005
Application #:
10336359
Filing Dt:
01/03/2003
Publication #:
US20030132782
Pub Dt:
07/17/2003
Title:
SKEWED NOR AND NAND RISING LOGIC DEVICES FOR RAPIDLY PROPAGATING A RISING EDGE OF AN OUTPUT SIGNAL
100
Patent #:
6972589
Issue Dt:
12/06/2005
Application #:
10336387
Filing Dt:
01/03/2003
Publication #:
US20030098718
Pub Dt:
05/29/2003
Title:
A METHOD FOR RAPIDLY PROPAGATING A FAST EDGE OF AN OUTPUT SIGNAL THROUGH A SKEWED LOGIC DEVICE
Assignor
1
JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Exec Dt:
07/31/2019
Assignees
1
MICRON TECHNOLOGY, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
MICRON SEMICONDUCTOR PRODUCTS, INC.
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 01:32 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT