USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	051028/0001			Pages:	834
		Recorded:	11/12/2019
Attorney Dkt #:	4816.244
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 16529
Page 45 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166

Patent #:	7153736	Issue Dt:	12/26/2006	Application #:	10779244	Filing Dt:	02/13/2004
Publication #:	US20040161889	Pub Dt:	08/19/2004
Title:	METHODS OF FORMING CAPACITORS AND METHODS OF FORMING CAPACITOR DIELECTRIC LAYERS

Patent #:	7462935	Issue Dt:	12/09/2008	Application #:	10779305	Filing Dt:	02/13/2004
Publication #:	US20050077546	Pub Dt:	04/14/2005
Title:	STRUCTURE AND METHOD FOR FORMING A CAPACITIVELY COUPLED CHIP-TO-CHIP SIGNALING INTERFACE

Patent #:	6870495	Issue Dt:	03/22/2005	Application #:	10779748	Filing Dt:	02/18/2004
Title:	DOUBLE THROUGHPUT ANALOG TO DIGITAL CONVERTER

Patent #:	7120062	Issue Dt:	10/10/2006	Application #:	10779856	Filing Dt:	02/17/2004
Publication #:	US20040223361	Pub Dt:	11/11/2004
Title:	METHOD FOR SOFT-PROGRAMMING AN ELECTRICALLY ERASABLE NONVOLATILE MEMORY DEVICE, AND AN ELECTRICALLY ERASABLE NONVOLATILE MEMORY DEVICE IMPLEMENTING THE SOFT-PROGRAMMING METHOD

Patent #:	6900494	Issue Dt:	05/31/2005	Application #:	10780014	Filing Dt:	02/17/2004
Publication #:	US20040159895	Pub Dt:	08/19/2004
Title:	METHOD OF USING HIGH-K DIELECTRIC MATERIALS TO REDUCE SOFT ERRORS IN SRAM MEMORY CELLS, AND A DEVICE COMPRISING SAME

Patent #:	7112841	Issue Dt:	09/26/2006	Application #:	10781035	Filing Dt:	02/18/2004
Publication #:	US20040159863	Pub Dt:	08/19/2004
Title:	GRADED COMPOSITION METAL OXIDE TUNNEL BARRIER INTERPOLY INSULATORS

Patent #:	7492027	Issue Dt:	02/17/2009	Application #:	10781706	Filing Dt:	02/20/2004
Publication #:	US20050184353	Pub Dt:	08/25/2005
Title:	REDUCED CROSSTALK SENSOR AND METHOD OF FORMATION

Patent #:	7249231	Issue Dt:	07/24/2007	Application #:	10781974	Filing Dt:	02/18/2004
Publication #:	US20040205314	Pub Dt:	10/14/2004
Title:	SEMICONDUCTOR MEMORY WITH ACCESS PROTECTION SCHEME

Patent #:	7122907	Issue Dt:	10/17/2006	Application #:	10782270	Filing Dt:	02/18/2004
Publication #:	US20040159957	Pub Dt:	08/19/2004
Title:	INTERPOSER SUBSTRATE AND WAFER SCALE INTERPOSER SUBSTRATE MEMBER FOR USE WITH FLIP-CHIP CONFIGURED SEMICONDUCTOR DICE

Patent #:	7152139	Issue Dt:	12/19/2006	Application #:	10782446	Filing Dt:	02/19/2004
Title:	TECHNIQUES FOR GENERATING SERIAL PRESENCE DETECT CONTENTS

Patent #:	7116600	Issue Dt:	10/03/2006	Application #:	10782717	Filing Dt:	02/19/2004
Publication #:	US20050185442	Pub Dt:	08/25/2005
Title:	MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA

Patent #:	7110300	Issue Dt:	09/19/2006	Application #:	10782725	Filing Dt:	02/19/2004
Publication #:	US20040240270	Pub Dt:	12/02/2004
Title:	METHOD OF PROGRAMMING A MULTI-LEVEL, ELECTRICALLY PROGRAMMABLE NON-VOLATILE SEMICONDUCTOR MEMORY

Patent #:	7112513	Issue Dt:	09/26/2006	Application #:	10782997	Filing Dt:	02/19/2004
Publication #:	US20050186755	Pub Dt:	08/25/2005
Title:	SUB-MICRON SPACE LINER AND DENSIFICATION PROCESS

Patent #:	6905973	Issue Dt:	06/14/2005	Application #:	10783419	Filing Dt:	02/19/2004
Publication #:	US20040166690	Pub Dt:	08/26/2004
Title:	METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS

Patent #:	7166886	Issue Dt:	01/23/2007	Application #:	10783695	Filing Dt:	02/20/2004
Publication #:	US20040160830	Pub Dt:	08/19/2004
Title:	DRAM CELLS WITH REPRESSED FLOATING GATE MEMORY, LOW TUNNEL BARRIER INTERPOLY INSULATORS

Patent #:	7224600	Issue Dt:	05/29/2007	Application #:	10783935	Filing Dt:	02/20/2004
Publication #:	US20050152177	Pub Dt:	07/14/2005
Title:	TAMPER MEMORY CELL

Patent #:	6943106	Issue Dt:	09/13/2005	Application #:	10784074	Filing Dt:	02/20/2004
Publication #:	US20050186790	Pub Dt:	08/25/2005
Title:	METHODS OF FABRICATING INTERCONNECTS FOR SEMICONDUCTOR COMPONENTS INCLUDING PLATING SOLDER-WETTING MATERIAL AND SOLDER FILLING

Patent #:	6977853	Issue Dt:	12/20/2005	Application #:	10784372	Filing Dt:	02/23/2004
Publication #:	US20040165435	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6973005	Issue Dt:	12/06/2005	Application #:	10784373	Filing Dt:	02/23/2004
Publication #:	US20040165436	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6982920	Issue Dt:	01/03/2006	Application #:	10784442	Filing Dt:	02/23/2004
Publication #:	US20040165437	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6934207	Issue Dt:	08/23/2005	Application #:	10784458	Filing Dt:	02/23/2004
Publication #:	US20040165409	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6909636	Issue Dt:	06/21/2005	Application #:	10784493	Filing Dt:	02/23/2004
Publication #:	US20040165438	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6977854	Issue Dt:	12/20/2005	Application #:	10784508	Filing Dt:	02/23/2004
Publication #:	US20040165440	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6940780	Issue Dt:	09/06/2005	Application #:	10784688	Filing Dt:	02/23/2004
Publication #:	US20040165410	Pub Dt:	08/26/2004
Title:	FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES

Patent #:	6879516	Issue Dt:	04/12/2005	Application #:	10784785	Filing Dt:	02/24/2004
Publication #:	US20040165461	Pub Dt:	08/26/2004
Title:	STACKED COLUMNAR 1T-NMTJ MRAM STRUCTURE AND ITS METHOD OF FORMATION AND OPERATION

Patent #:	7023743	Issue Dt:	04/04/2006	Application #:	10784786	Filing Dt:	02/24/2004
Publication #:	US20040165421	Pub Dt:	08/26/2004
Title:	STACKED COLUMNAR 1T-NMTJ STRUCTURE AND ITS METHOD OF FORMATION AND OPERATION

Patent #:	7116000	Issue Dt:	10/03/2006	Application #:	10785122	Filing Dt:	02/24/2004
Publication #:	US20040164413	Pub Dt:	08/26/2004
Title:	UNDERFILLED, ENCAPSULATED SEMICONDUCTOR DIE ASSEMBLIES AND METHODS OF FABRICATION

Patent #:	7115928	Issue Dt:	10/03/2006	Application #:	10785438	Filing Dt:	02/24/2004
Publication #:	US20050003610	Pub Dt:	01/06/2005
Title:	DUAL-DAMASCENE BIT LINE STRUCTURES FOR MICROELECTRONIC DEVICES AND METHODS OF FABRICATING MICROELECTRONIC DEVICES

Patent #:	6833278	Issue Dt:	12/21/2004	Application #:	10785769	Filing Dt:	02/24/2004
Publication #:	US20040166618	Pub Dt:	08/26/2004
Title:	LOW REMANENCE FLUX CONCENTRATOR FOR MRAM DEVICES

Patent #:	7072217	Issue Dt:	07/04/2006	Application #:	10785785	Filing Dt:	02/24/2004
Publication #:	US20050185466	Pub Dt:	08/25/2005
Title:	MULTI-STATE MEMORY CELL WITH ASYMMETRIC CHARGE TRAPPING

Patent #:	7114034	Issue Dt:	09/26/2006	Application #:	10785786	Filing Dt:	02/24/2004
Publication #:	US20040168027	Pub Dt:	08/26/2004
Title:	CACHING OF DYNAMIC ARRAYS

Patent #:	7084448	Issue Dt:	08/01/2006	Application #:	10786348	Filing Dt:	02/24/2004
Publication #:	US20040164335	Pub Dt:	08/26/2004
Title:	DOUBLE SIDED CONTAINER PROCESS USED DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE

Patent #:	7333520	Issue Dt:	02/19/2008	Application #:	10786716	Filing Dt:	02/23/2004
Publication #:	US20040165619	Pub Dt:	08/26/2004
Title:	APPARATUS FOR MULTIPLEXING SIGNALS THROUGH I/O PINS

Patent #:	7112815	Issue Dt:	09/26/2006	Application #:	10786765	Filing Dt:	02/25/2004
Publication #:	US20050184329	Pub Dt:	08/25/2005
Title:	MULTI-LAYER MEMORY ARRAYS

Patent #:	6953720	Issue Dt:	10/11/2005	Application #:	10787121	Filing Dt:	02/27/2004
Publication #:	US20040185625	Pub Dt:	09/23/2004
Title:	METHODS FOR FORMING CHALCOGENIDE GLASS-BASED MEMORY ELEMENTS

Patent #:	7078823	Issue Dt:	07/18/2006	Application #:	10787351	Filing Dt:	02/26/2004
Publication #:	US20040201075	Pub Dt:	10/14/2004
Title:	SEMICONDUCTOR DIE CONFIGURED FOR USE WITH INTERPOSER SUBSTRATES HAVING REINFORCED INTERCONNECT SLOTS

Patent #:	7256123	Issue Dt:	08/14/2007	Application #:	10787450	Filing Dt:	02/26/2004
Publication #:	US20040175920	Pub Dt:	09/09/2004
Title:	METHOD OF FORMING AN INTERFACE FOR A SEMICONDUCTOR DEVICE

Patent #:	7206240	Issue Dt:	04/17/2007	Application #:	10787911	Filing Dt:	02/25/2004
Publication #:	US20040165464	Pub Dt:	08/26/2004
Title:	FAST SENSING SCHEME FOR FLOATING-GATE MEMORY CELLS

Patent #:	7130216	Issue Dt:	10/31/2006	Application #:	10788230	Filing Dt:	02/26/2004
Publication #:	US20040160825	Pub Dt:	08/19/2004
Title:	ONE-DEVICE NON-VOLATILE RANDOM ACCESS MEMORY CELL

Patent #:	7085163	Issue Dt:	08/01/2006	Application #:	10788525	Filing Dt:	02/26/2004
Publication #:	US20040233722	Pub Dt:	11/25/2004
Title:	GATE VOLTAGE REGULATION SYSTEM FOR A NON VOLATILE MEMORY CELLS PROGRAMMING AND/OR SOFT PROGRAMMING PHASE

Patent #:	7173845	Issue Dt:	02/06/2007	Application #:	10788581	Filing Dt:	02/27/2004
Publication #:	US20040223362	Pub Dt:	11/11/2004
Title:	USER RAM FLASH CLEAR

Patent #:	7071558	Issue Dt:	07/04/2006	Application #:	10788730	Filing Dt:	02/27/2004
Publication #:	US20040171203	Pub Dt:	09/02/2004
Title:	AGGLOMERATION CONTROL USING EARLY TRANSITION METAL ALLOYS

Patent #:	7071117	Issue Dt:	07/04/2006	Application #:	10788892	Filing Dt:	02/27/2004
Publication #:	US20050191866	Pub Dt:	09/01/2005
Title:	SEMICONDUCTOR DEVICES AND METHODS FOR DEPOSITING A DIELECTRIC FILM

Patent #:	7468323	Issue Dt:	12/23/2008	Application #:	10788899	Filing Dt:	02/27/2004
Publication #:	US20050191856	Pub Dt:	09/01/2005
Title:	METHOD OF FORMING HIGH ASPECT RATIO STRUCTURES

Patent #:	7229924	Issue Dt:	06/12/2007	Application #:	10788991	Filing Dt:	02/27/2004
Publication #:	US20040209456	Pub Dt:	10/21/2004
Title:	SURFACE BARRIERS FOR COPPER AND SILVER INTERCONNECTS PRODUCED BY A DAMASCENE PROCESS

Patent #:	6952362	Issue Dt:	10/04/2005	Application #:	10789041	Filing Dt:	02/27/2004
Publication #:	US20040165412	Pub Dt:	08/26/2004
Title:	FERROELECTRIC WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE

Patent #:	7235854	Issue Dt:	06/26/2007	Application #:	10789044	Filing Dt:	02/27/2004
Publication #:	US20040164365	Pub Dt:	08/26/2004
Title:	LANTHANIDE DOPED TIOX DIELECTRIC FILMS

Patent #:	7336547	Issue Dt:	02/26/2008	Application #:	10789190	Filing Dt:	02/27/2004
Publication #:	US20050190635	Pub Dt:	09/01/2005
Title:	MEMORY DEVICE HAVING CONDITIONING OUTPUT DATA

Patent #:	6907493	Issue Dt:	06/14/2005	Application #:	10789290	Filing Dt:	02/27/2004
Publication #:	US20040168020	Pub Dt:	08/26/2004
Title:	MEMORY DEVICE INTERFACE

Patent #:	7139197	Issue Dt:	11/21/2006	Application #:	10789351	Filing Dt:	02/26/2004
Publication #:	US20040233723	Pub Dt:	11/25/2004
Title:	VOLTAGE REGULATION SYSTEM FOR A MULTIWORD PROGRAMMING OF A LOW INTEGRATION AREA NON VOLATILE MEMORY

Patent #:	7132299	Issue Dt:	11/07/2006	Application #:	10789381	Filing Dt:	02/27/2004
Publication #:	US20050191764	Pub Dt:	09/01/2005
Title:	METHOD OF FORMING A MAGNETIC RANDOM ACCESS MEMORY STRUCTURE

Patent #:	6891756	Issue Dt:	05/10/2005	Application #:	10789449	Filing Dt:	02/26/2004
Publication #:	US20040264250	Pub Dt:	12/30/2004
Title:	FLASH MEMORY COMPRISING AN ERASE VERIFY ALGORITHM INTEGRATED INTO A PROGRAMMING ALGORITHM

Patent #:	7220683	Issue Dt:	05/22/2007	Application #:	10789736	Filing Dt:	02/27/2004
Publication #:	US20050056835	Pub Dt:	03/17/2005
Title:	TRANSPARENT AMORPHOUS CARBON STRUCTURE IN SEMICONDUCTOR DEVICES

Patent #:	7214978	Issue Dt:	05/08/2007	Application #:	10789800	Filing Dt:	02/27/2004
Publication #:	US20050189575	Pub Dt:	09/01/2005
Title:	SEMICONDUCTOR FABRICATION THAT INCLUDES SURFACE TENSION CONTROL

Patent #:	7394157	Issue Dt:	07/01/2008	Application #:	10789882	Filing Dt:	02/27/2004
Publication #:	US20040169213	Pub Dt:	09/02/2004
Title:	INTEGRATED CIRCUIT AND SEED LAYERS

Patent #:	7432774	Issue Dt:	10/07/2008	Application #:	10789931	Filing Dt:	02/27/2004
Publication #:	US20050190587	Pub Dt:	09/01/2005
Title:	MICROSTRIP LINE DIELECTRIC OVERLAY

Patent #:	6859383	Issue Dt:	02/22/2005	Application #:	10790242	Filing Dt:	03/02/2004
Publication #:	US20040190327	Pub Dt:	09/30/2004
Title:	SENSING METHOD AND APPARATUS FOR RESISTANCE MEMORY DEVICE

Patent #:	7479650	Issue Dt:	01/20/2009	Application #:	10790816	Filing Dt:	03/03/2004
Publication #:	US20040171208	Pub Dt:	09/02/2004
Title:	METHOD OF MANUFACTURE OF PROGRAMMABLE CONDUCTOR MEMORY

Patent #:	7186608	Issue Dt:	03/06/2007	Application #:	10791006	Filing Dt:	03/02/2004
Publication #:	US20040171209	Pub Dt:	09/02/2004
Title:	NOVEL MASKED NITROGEN ENHANCED GATE OXIDE

Patent #:	7116001	Issue Dt:	10/03/2006	Application #:	10792229	Filing Dt:	03/03/2004
Publication #:	US20040169203	Pub Dt:	09/02/2004
Title:	BUMPED DIE AND WIRE BONDED BOARD-ON-CHIP PACKAGE

Patent #:	6800517	Issue Dt:	10/05/2004	Application #:	10792532	Filing Dt:	03/02/2004
Publication #:	US20040166622	Pub Dt:	08/26/2004
Title:	METHODS OF FORMING CONDUCTIVE INTERCONNECTS

Patent #:	6900497	Issue Dt:	05/31/2005	Application #:	10792762	Filing Dt:	03/05/2004
Publication #:	US20040173837	Pub Dt:	09/09/2004
Title:	AN INTEGRATED CIRCUIT WITH A CAPACITOR COMPRISING AN ELECTRODE

Patent #:	6949834	Issue Dt:	09/27/2005	Application #:	10793234	Filing Dt:	03/04/2004
Publication #:	US20040171191	Pub Dt:	09/02/2004
Title:	STACKED SEMICONDUCTOR PACKAGE WITH CIRCUIT SIDE POLYMER LAYER

Patent #:	7033867	Issue Dt:	04/25/2006	Application #:	10793309	Filing Dt:	03/04/2004
Publication #:	US20040169254	Pub Dt:	09/02/2004
Title:	SHALLOW TRENCH ANTIFUSE AND METHODS OF MAKING AND USING SAME

Patent #:	6936775	Issue Dt:	08/30/2005	Application #:	10793415	Filing Dt:	03/04/2004
Publication #:	US20040168826	Pub Dt:	09/02/2004
Title:	SELECTIVELY CONFIGURABLE CIRCUIT BOARD

Patent #:	7115990	Issue Dt:	10/03/2006	Application #:	10793564	Filing Dt:	03/04/2004
Publication #:	US20040169278	Pub Dt:	09/02/2004
Title:	BUMPED DIE AND WIRE BONDED BOARD-ON-CHIP PACKAGE

Patent #:	8013371	Issue Dt:	09/06/2011	Application #:	10793587	Filing Dt:	03/04/2004
Publication #:	US20040169259	Pub Dt:	09/02/2004
Title:	ULTRA THIN TCS (SICL4) CELL NITRIDE FOR DRAM CAPACITOR WITH DCS (SIH2CI2) INTERFACE SEEDING LAYER

Patent #:	7194667	Issue Dt:	03/20/2007	Application #:	10794696	Filing Dt:	03/05/2004
Publication #:	US20040181724	Pub Dt:	09/16/2004
Title:	SYSTEM FOR STORING DEVICE TEST INFORMATION ON A SEMICONDUCTOR DEVICE USING ON-DEVICE LOGIC FOR DETERMINATION OF TEST RESULTS

Patent #:	6979902	Issue Dt:	12/27/2005	Application #:	10796110	Filing Dt:	03/10/2004
Publication #:	US20050200012	Pub Dt:	09/15/2005
Title:	CHIP SIZE IMAGE SENSOR CAMERA MODULE

Patent #:	6956272	Issue Dt:	10/18/2005	Application #:	10796115	Filing Dt:	03/10/2004
Publication #:	US20050199974	Pub Dt:	09/15/2005
Title:	SUPPORT FRAME FOR SEMICONDUCTOR PACKAGES

Patent #:	7086927	Issue Dt:	08/08/2006	Application #:	10796257	Filing Dt:	03/09/2004
Publication #:	US20050202756	Pub Dt:	09/15/2005
Title:	METHODS AND SYSTEMS FOR PLANARIZING WORKPIECES, E.G., MICROELECTRONIC WORKPIECES

Patent #:	6861697	Issue Dt:	03/01/2005	Application #:	10797495	Filing Dt:	03/10/2004
Title:	INTERCONNECTING CONDUCTIVE LAYERS OF MEMORY DEVICES

Patent #:	7129114	Issue Dt:	10/31/2006	Application #:	10797504	Filing Dt:	03/10/2004
Publication #:	US20050202651	Pub Dt:	09/15/2005
Title:	METHODS RELATING TO SINGULATING SEMICONDUCTOR WAFERS AND WAFER SCALE ASSEMBLIES

Patent #:	7233064	Issue Dt:	06/19/2007	Application #:	10797647	Filing Dt:	03/10/2004
Publication #:	US20050218486	Pub Dt:	10/06/2005
Title:	SEMICONDUCTOR BGA PACKAGE HAVING A SEGMENTED VOLTAGE PLANE AND METHOD OF MAKING

Patent #:	7366864	Issue Dt:	04/29/2008	Application #:	10797727	Filing Dt:	03/08/2004
Publication #:	US20050210216	Pub Dt:	09/22/2005
Title:	MEMORY HUB ARCHITECTURE HAVING PROGRAMMABLE LANE WIDTHS

Patent #:	7049173	Issue Dt:	05/23/2006	Application #:	10797807	Filing Dt:	03/10/2004
Publication #:	US20050023654	Pub Dt:	02/03/2005
Title:	METHOD FOR FABRICATING SEMICONDUCTOR COMPONENT WITH CHIP ON BOARD LEADFRAME

Patent #:	7415577	Issue Dt:	08/19/2008	Application #:	10799555	Filing Dt:	03/10/2004
Publication #:	US20050204099	Pub Dt:	09/15/2005
Title:	METHOD AND APPARATUS TO WRITE BACK DATA

Patent #:	6940179	Issue Dt:	09/06/2005	Application #:	10800058	Filing Dt:	03/12/2004
Publication #:	US20040173915	Pub Dt:	09/09/2004
Title:	INNOVATIVE SOLDER BALL PAD STRUCTURE TO EASE DESIGN RULE, METHODS OF FABRICATING SAME AND SUBSTRATES, ELECTRONIC DEVICE ASSEMBLIES AND SYSTEMS EMPLOYING SAME

Patent #:	7262089	Issue Dt:	08/28/2007	Application #:	10800196	Filing Dt:	03/11/2004
Publication #:	US20050199932	Pub Dt:	09/15/2005
Title:	METHODS OF FORMING SEMICONDUCTOR STRUCTURES

Patent #:	7299381	Issue Dt:	11/20/2007	Application #:	10801588	Filing Dt:	03/17/2004
Publication #:	US20050210334	Pub Dt:	09/22/2005
Title:	DISCRETE TESTS FOR WEAK BITS

Patent #:	7009374	Issue Dt:	03/07/2006	Application #:	10804346	Filing Dt:	03/19/2004
Publication #:	US20050052173	Pub Dt:	03/10/2005
Title:	LOW RESISTANCE BANDGAP REFERENCE CIRCUIT WITH RESISTIVE T-NETWORK

Patent #:	7354863	Issue Dt:	04/08/2008	Application #:	10804366	Filing Dt:	03/19/2004
Publication #:	US20050208766	Pub Dt:	09/22/2005
Title:	METHODS OF SELECTIVELY REMOVING SILICON

Patent #:	7376874	Issue Dt:	05/20/2008	Application #:	10804371	Filing Dt:	03/19/2004
Publication #:	US20040181725	Pub Dt:	09/16/2004
Title:	METHOD OF CONTROLLING A TEST MODE OF A CIRCUIT

Patent #:	6950585	Issue Dt:	09/27/2005	Application #:	10804421	Filing Dt:	03/19/2004
Publication #:	US20040175085	Pub Dt:	09/09/2004
Title:	HOLLOW CORE PHOTONIC BANDGAP OPTICAL FIBER

Patent #:	6920064	Issue Dt:	07/19/2005	Application #:	10804584	Filing Dt:	03/16/2004
Publication #:	US20040213055	Pub Dt:	10/28/2004
Title:	MAGNETO-RESISTIVE MEMORY CELL STRUCTURES WITH IMPROVED SELECTIVITY

Patent #:	7282948	Issue Dt:	10/16/2007	Application #:	10804699	Filing Dt:	03/19/2004
Publication #:	US20050088199	Pub Dt:	04/28/2005
Title:	MOS LINEAR REGION IMPEDANCE CURVATURE CORRECTION

Patent #:	7328397	Issue Dt:	02/05/2008	Application #:	10805168	Filing Dt:	03/19/2004
Publication #:	US20050050434	Pub Dt:	03/03/2005
Title:	METHOD FOR PERFORMING ERROR CORRECTIONS OF DIGITAL INFORMATION CODIFIED AS A SYMBOL SEQUENCE

Patent #:	7730357	Issue Dt:	06/01/2010	Application #:	10805182	Filing Dt:	03/19/2004
Publication #:	US20040230869	Pub Dt:	11/18/2004
Title:	INTEGRATED MEMORY SYSTEM

Patent #:	7053010	Issue Dt:	05/30/2006	Application #:	10806923	Filing Dt:	03/22/2004
Publication #:	US20050208778	Pub Dt:	09/22/2005
Title:	METHODS OF DEPOSITING SILICON DIOXIDE COMPRISING LAYERS IN THE FABRICATION OF INTEGRATED CIRCUITRY, METHODS OF FORMING TRENCH ISOLATION, AND METHODS OF FORMING ARRAYS OF MEMORY CELLS

Patent #:	6951790	Issue Dt:	10/04/2005	Application #:	10808018	Filing Dt:	03/24/2004
Publication #:	US20050215002	Pub Dt:	09/29/2005
Title:	METHOD OF FORMING SELECT LINES FOR NAND MEMORY DEVICES

Patent #:	7256450	Issue Dt:	08/14/2007	Application #:	10808059	Filing Dt:	03/24/2004
Publication #:	US20050212065	Pub Dt:	09/29/2005
Title:	NROM MEMORY DEVICE WITH A HIGH-PERMITTIVITY GATE DIELECTRIC FORMED BY THE LOW TEMPERATURE OXIDATION OF METALS

Patent #:	7361928	Issue Dt:	04/22/2008	Application #:	10808189	Filing Dt:	03/24/2004
Publication #:	US20040178439	Pub Dt:	09/16/2004
Title:	DOPED ALUMINUM OXIDE DIELECTRICS

Patent #:	7257683	Issue Dt:	08/14/2007	Application #:	10809839	Filing Dt:	03/24/2004
Publication #:	US20050216677	Pub Dt:	09/29/2005
Title:	MEMORY ARBITRATION SYSTEM AND METHOD HAVING AN ARBITRATION PACKET PROTOCOL

Patent #:	6850431	Issue Dt:	02/01/2005	Application #:	10809983	Filing Dt:	03/26/2004
Publication #:	US20040184314	Pub Dt:	09/23/2004
Title:	PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES

Patent #:	7176118	Issue Dt:	02/13/2007	Application #:	10810779	Filing Dt:	03/25/2004
Publication #:	US20040180555	Pub Dt:	09/16/2004
Title:	CIRCUIT CONSTRUCTIONS

Patent #:	7447240	Issue Dt:	11/04/2008	Application #:	10813040	Filing Dt:	03/29/2004
Publication #:	US20050213611	Pub Dt:	09/29/2005
Title:	METHOD AND SYSTEM FOR SYNCHRONIZING COMMUNICATIONS LINKS IN A HUB-BASED MEMORY SYSTEM

Patent #:	6915407	Issue Dt:	07/05/2005	Application #:	10813145	Filing Dt:	03/30/2004
Publication #:	US20040186974	Pub Dt:	09/23/2004
Title:	METHOD AND APPARATUS FOR A LOW LATENCY SOURCE-SYNCHRONOUS ADDRESS RECEIVER FOR A HOST SYSTEM BUS IN A MEMORY CONTROLLER

Patent #:	6956577	Issue Dt:	10/18/2005	Application #:	10813184	Filing Dt:	03/29/2004
Publication #:	US20040183808	Pub Dt:	09/23/2004
Title:	EMBEDDED MEMORY SYSTEM AND METHOD INCLUDING DATA ERROR CORRECTION

Patent #:	6856530	Issue Dt:	02/15/2005	Application #:	10815890	Filing Dt:	03/30/2004
Publication #:	US20040184297	Pub Dt:	09/23/2004
Title:	SYSTEM AND METHOD TO AVOID VOLTAGE READ ERRORS IN OPEN DIGIT LINE ARRAY DYNAMIC RANDOM ACCESS MEMORIES

100

Patent #:	6922356	Issue Dt:	07/26/2005	Application #:	10815951	Filing Dt:	04/02/2004
Publication #:	US20040184316	Pub Dt:	09/23/2004
Title:	METHOD OF OPERATION FOR A PROGRAMMABLE CIRCUIT

Assignor

JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT

Exec Dt:

07/31/2019

Assignees

MICRON TECHNOLOGY, INC.

8000 S FEDERAL WAY

BOISE, IDAHO 83707

MICRON SEMICONDUCTOR PRODUCTS, INC.

8000 S FEDERAL WAY

BOISE, IDAHO 83707

Correspondence name and address
	WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
	ONE MARKET, SPEAR TOWER, SUITE 3300
	SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 10:32 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6