skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/18/2007
Application #:
10861163
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/22/2005
Title:
MEMORY HUB TESTER INTERFACE AND METHOD FOR USE THEREOF
2
Patent #:
Issue Dt:
05/03/2005
Application #:
10861499
Filing Dt:
06/07/2004
Publication #:
Pub Dt:
11/11/2004
Title:
METHOD OF DISTRIBUTED CACHING
3
Patent #:
Issue Dt:
05/19/2009
Application #:
10861645
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/08/2005
Title:
MEMORY SYSTEM WITH USER CONFIGURABLE DENSITY/PERFORMANCE OPTION
4
Patent #:
Issue Dt:
12/20/2011
Application #:
10861646
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/08/2005
Title:
MEMORY DEVICE WITH USER CONFIGURABLE DENSITY/PERFORMANCE
5
Patent #:
Issue Dt:
01/09/2007
Application #:
10861744
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/08/2005
Title:
GATED FIELD EFFECT DEVICE COMPRISING GATE DIELECTRIC HAVING DIFFERENT K REGIONS
6
Patent #:
Issue Dt:
02/27/2007
Application #:
10861847
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
12/08/2005
Title:
PLATING BUSS AND A METHOD OF USE THEREOF
7
Patent #:
Issue Dt:
09/19/2006
Application #:
10862102
Filing Dt:
06/04/2004
Publication #:
Pub Dt:
11/18/2004
Title:
SEMICONDUCTOR COMPONENT HAVING ENCAPSULATED DIE STACK
8
Patent #:
Issue Dt:
12/12/2006
Application #:
10863202
Filing Dt:
06/09/2004
Publication #:
Pub Dt:
12/09/2004
Title:
METHOD AND APPARATUS FOR A SHIFT REGISTER BASED INTERCONNECTION FOR A MASSIVELY PARALLEL PROCESSOR ARRAY
9
Patent #:
Issue Dt:
11/29/2005
Application #:
10863203
Filing Dt:
06/09/2004
Publication #:
Pub Dt:
12/30/2004
Title:
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
10
Patent #:
Issue Dt:
09/25/2007
Application #:
10863447
Filing Dt:
06/08/2004
Publication #:
Pub Dt:
11/04/2004
Title:
INTERPOSERS WITH RECEPTACLES FOR RECEIVING SEMICONDUCTOR DEVICES AND ASSEMBLIES AND PACKAGES INCLUDING SUCH INTERPOSERS
11
Patent #:
Issue Dt:
10/21/2008
Application #:
10863661
Filing Dt:
06/08/2004
Publication #:
Pub Dt:
12/08/2005
Title:
METHOD AND APPARATUS TO MANAGE EXCEPTIONS IN NETWORK PROCESSORS
12
Patent #:
Issue Dt:
04/17/2007
Application #:
10863953
Filing Dt:
06/09/2004
Publication #:
Pub Dt:
11/11/2004
Title:
HIGHLY RELIABLE AMORPHOUS HIGH-K GATE DIELECTRIC ZROXNY
13
Patent #:
Issue Dt:
03/03/2009
Application #:
10864974
Filing Dt:
06/10/2004
Publication #:
Pub Dt:
12/15/2005
Title:
PACKAGED MICROELECTRONIC IMAGERS AND METHODS OF PACKAGING MICROELECTRONIC IMAGERS
14
Patent #:
Issue Dt:
02/05/2008
Application #:
10865218
Filing Dt:
06/10/2004
Publication #:
Pub Dt:
12/15/2005
Title:
DIFFERENTIAL INPUT BUFFER FOR RECEIVING SIGNALS RELEVANT TO LOW POWER
15
Patent #:
Issue Dt:
06/23/2009
Application #:
10866290
Filing Dt:
06/11/2004
Publication #:
Pub Dt:
11/25/2004
Title:
FILLED TRENCH ISOLATION STRUCTURE
16
Patent #:
Issue Dt:
08/07/2007
Application #:
10867023
Filing Dt:
06/14/2004
Publication #:
Pub Dt:
12/15/2005
Title:
MICROFEATURE DEVICES AND METHODS FOR MANUFACTURING MICROFEATURE DEVICES
17
Patent #:
Issue Dt:
08/07/2007
Application #:
10867530
Filing Dt:
06/14/2004
Publication #:
Pub Dt:
11/25/2004
Title:
METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE WITH MULTI-LAYER METAL BUMPS
18
Patent #:
Issue Dt:
05/08/2007
Application #:
10867800
Filing Dt:
06/14/2004
Publication #:
Pub Dt:
01/27/2005
Title:
NON-VOLATILE MEMORY CONTROL
19
Patent #:
Issue Dt:
08/23/2005
Application #:
10868306
Filing Dt:
06/15/2004
Publication #:
Pub Dt:
11/18/2004
Title:
PROGRAMMABLE SOFT-START CONTROL FOR CHARGE PUMP
20
Patent #:
Issue Dt:
06/24/2008
Application #:
10869868
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
11/11/2004
Title:
IMAGER LIGHT SHIELD
21
Patent #:
Issue Dt:
12/06/2005
Application #:
10870130
Filing Dt:
06/16/2004
Publication #:
Pub Dt:
12/30/2004
Title:
PREDECODE COLUMN ARCHITECTURE AND METHOD
22
Patent #:
Issue Dt:
01/19/2010
Application #:
10871153
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
12/22/2005
Title:
COMPLIANT SPRING CONTACT STRUCTURES
23
Patent #:
Issue Dt:
05/17/2011
Application #:
10871242
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
11/18/2004
Title:
ADVANCED VLSI METALLIZATION
24
Patent #:
Issue Dt:
08/23/2005
Application #:
10871919
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
11/18/2004
Title:
NON-VOLATILE MEMORY ERASE CIRCUITRY
25
Patent #:
Issue Dt:
08/21/2007
Application #:
10872725
Filing Dt:
06/21/2004
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD FOR MANUFACTURING FLASH MEMORY DEVICE
26
Patent #:
Issue Dt:
10/23/2007
Application #:
10873112
Filing Dt:
06/23/2004
Publication #:
Pub Dt:
05/19/2005
Title:
SERIAL TRANSISTOR-CELL ARRAY ARCHITECTURE
27
Patent #:
Issue Dt:
10/16/2007
Application #:
10873226
Filing Dt:
06/23/2004
Publication #:
Pub Dt:
12/29/2005
Title:
ISOLATION STRUCTURE FOR A MEMORY CELL USING AL2O3 DIELECTRIC
28
Patent #:
Issue Dt:
10/03/2006
Application #:
10873230
Filing Dt:
06/23/2004
Publication #:
Pub Dt:
12/02/2004
Title:
METHOD OF FORMING ELECTRODE STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT
29
Patent #:
Issue Dt:
10/03/2006
Application #:
10873231
Filing Dt:
06/23/2004
Publication #:
Pub Dt:
11/18/2004
Title:
ELECTRODE STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT
30
Patent #:
Issue Dt:
07/19/2005
Application #:
10873512
Filing Dt:
06/21/2004
Publication #:
Pub Dt:
11/25/2004
Title:
METHOD AND CIRCUIT FOR ADJUSTING A VOLTAGE UPON DETECTION OF A COMMAND APPLIED TO AN INTEGRATED CIRCUIT
31
Patent #:
Issue Dt:
02/05/2008
Application #:
10873552
Filing Dt:
06/22/2004
Publication #:
Pub Dt:
11/18/2004
Title:
ELECTRICAL INTERCONNECT USING LOCALLY CONDUCTIVE ADHESIVE
32
Patent #:
Issue Dt:
07/03/2007
Application #:
10873692
Filing Dt:
06/22/2004
Publication #:
Pub Dt:
11/25/2004
Title:
METHODS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
33
Patent #:
Issue Dt:
12/26/2006
Application #:
10873817
Filing Dt:
06/21/2004
Publication #:
Pub Dt:
12/22/2005
Title:
GROUND PLANE FOR INTEGRATED CIRCUIT PACKAGE
34
Patent #:
Issue Dt:
01/23/2007
Application #:
10873968
Filing Dt:
06/22/2004
Publication #:
Pub Dt:
12/22/2005
Title:
APPARATUS AND METHOD FOR IMPROVING DYNAMIC REFRESH IN A MEMORY DEVICE
35
Patent #:
Issue Dt:
02/19/2008
Application #:
10874226
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
11/25/2004
Title:
METHOD OF FABRICATING AN ELECTRODE STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT
36
Patent #:
Issue Dt:
09/27/2005
Application #:
10874369
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
11/18/2004
Title:
SEMICONDUCTOR DEVICE WITH NOVEL FILM COMPOSITION
37
Patent #:
Issue Dt:
07/04/2006
Application #:
10874995
Filing Dt:
06/23/2004
Publication #:
Pub Dt:
11/18/2004
Title:
BIAS SENSING IN DRAM SENSE AMPLIFIERS THROUGH COUPLING AND DECOUPLING DEVICE
38
Patent #:
Issue Dt:
07/24/2007
Application #:
10874998
Filing Dt:
06/23/2004
Publication #:
Pub Dt:
12/29/2005
Title:
QUEUE STRUCTURE WITH VALIDITY VECTOR AND ORDER ARRAY
39
Patent #:
Issue Dt:
04/26/2005
Application #:
10875381
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
11/18/2004
Title:
CHEMICAL VAPOR DEPOSITION METHOD FOR DEPOSITING A HIGH K DIELECTRIC FILM
40
Patent #:
Issue Dt:
05/08/2007
Application #:
10875452
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
11/25/2004
Title:
METHODS FOR NEUTRALIZING HOLES IN TUNNEL OXIDES OF FLOATING-GATE MEMORY CELLS AND DEVICES
41
Patent #:
Issue Dt:
05/16/2006
Application #:
10875453
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
11/25/2004
Title:
FLASH MEMORY
42
Patent #:
Issue Dt:
02/20/2007
Application #:
10875534
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
03/03/2005
Title:
PERMEABLE CAPACITOR ELECTRODE
43
Patent #:
Issue Dt:
08/29/2006
Application #:
10876184
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
11/25/2004
Title:
METHODS FOR ERASING FLASH MEMORY
44
Patent #:
Issue Dt:
10/24/2006
Application #:
10876333
Filing Dt:
06/24/2004
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD OF FORMING ISOLATION FILM IN SEMICONDUCTOR DEVICE
45
Patent #:
Issue Dt:
06/28/2005
Application #:
10876664
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
11/25/2004
Title:
CHALCOGENIDE GLASS CONSTANT CURRENT DEVICE, AND ITS METHOD OF FABRICATION AND OPERATION
46
Patent #:
Issue Dt:
04/24/2007
Application #:
10876703
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
12/02/2004
Title:
CHEMICAL VAPOR DEPOSITION METHODS OF FORMING BARIUM STRONTIUM TITANATE COMPRISING DIELECTRIC LAYERS, INCLUDING SUCH LAYERS HAVING A VARIED CONCENTRATION OF BARIUM AND STRONTIUM WITHIN THE LAYER
47
Patent #:
Issue Dt:
02/26/2008
Application #:
10876878
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
12/29/2005
Title:
HANDLING DEFECTIVE MEMORY BLOCKS OF NAND MEMORY DEVICES
48
Patent #:
Issue Dt:
12/26/2006
Application #:
10877394
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
12/29/2005
Title:
CHARGE PUMP CIRCUITRY HAVING ADJUSTABLE CURRENT OUTPUTS
49
Patent #:
Issue Dt:
01/09/2007
Application #:
10877576
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
01/27/2005
Title:
SYNCHRONOUS FLASH MEMORY COMMAND SEQUENCE
50
Patent #:
Issue Dt:
09/13/2005
Application #:
10877634
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
11/18/2004
Title:
METHOD, APPARATUS, AND SYSTEM TO ENHANCE NEGATIVE VOLTAGE SWITCHING
51
Patent #:
Issue Dt:
03/04/2008
Application #:
10877720
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
12/29/2005
Title:
LOW POWER COST-EFFECTIVE ECC MEMORY SYSTEM AND METHOD
52
Patent #:
Issue Dt:
10/25/2005
Application #:
10878056
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
11/25/2004
Title:
CURRENT SWITCHING SENSOR DETECTOR
53
Patent #:
Issue Dt:
04/25/2006
Application #:
10878273
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
05/19/2005
Title:
HIGH VOLTAGE TRANSISTOR AND METHOD OF MANUFACTURING THE SAME
54
Patent #:
Issue Dt:
09/04/2007
Application #:
10878569
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
11/25/2004
Title:
FORMING OXIDE BUFFER LAYER FOR IMPROVED MAGNETIC TUNNEL JUNCTIONS
55
Patent #:
Issue Dt:
03/25/2008
Application #:
10878799
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
12/29/2005
Title:
FORMATION OF MEMORY CELLS AND SELECT GATES OF NAND MEMORY ARRAYS
56
Patent #:
Issue Dt:
02/19/2008
Application #:
10878805
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
12/29/2005
Title:
ISOLATION TRENCHES FOR MEMORY DEVICES
57
Patent #:
Issue Dt:
04/05/2011
Application #:
10879170
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/19/2006
Title:
SHIELDING BLACK REFERENCE PIXELS IN IMAGE SENSORS
58
Patent #:
Issue Dt:
10/10/2006
Application #:
10879367
Filing Dt:
06/28/2004
Publication #:
Pub Dt:
12/29/2005
Title:
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
59
Patent #:
Issue Dt:
03/21/2006
Application #:
10879434
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
04/07/2005
Title:
CIRCUIT OF REDUNDANCY IO FUSE IN SEMICONDUCTOR DEVICE
60
Patent #:
Issue Dt:
06/19/2007
Application #:
10879838
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
12/29/2005
Title:
MICROELECTRONIC DEVICES AND METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC DEVICES
61
Patent #:
Issue Dt:
03/01/2011
Application #:
10880646
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
01/05/2006
Title:
TRANSPARENT CONDUCTOR BASED PINNED PHOTODIODE
62
Patent #:
Issue Dt:
04/15/2008
Application #:
10880692
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
PROVIDING CURRENT FOR PHASE CHANGE MEMORIES
63
Patent #:
Issue Dt:
02/05/2008
Application #:
10880988
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
INTERCONNECT STRUCTURE IN INTEGRATED CIRCUITS
64
Patent #:
Issue Dt:
10/17/2006
Application #:
10881002
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
01/06/2005
Title:
CAPACITOR LAYOUT TECHNIQUE FOR REDUCTION OF FIXED PATTERN NOISE IN A CMOS SENSOR
65
Patent #:
Issue Dt:
04/24/2007
Application #:
10881042
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
FLASH MEMORY CELLS WITH REDUCED DISTANCES BETWEEN CELL ELEMENTS
66
Patent #:
Issue Dt:
09/25/2007
Application #:
10881636
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
REDUCTION OF ADJACENT FLOATING GATE DATA PATTERN SENSITIVITY
67
Patent #:
Issue Dt:
10/14/2008
Application #:
10881662
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
FLASH MEMORY WITH METAL-INSULATOR-METAL TUNNELING PROGRAM AND ERASE
68
Patent #:
Issue Dt:
01/29/2008
Application #:
10881664
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
INITIALIZING PHASE CHANGE MEMORIES
69
Patent #:
Issue Dt:
01/29/2008
Application #:
10881874
Filing Dt:
06/29/2004
Publication #:
Pub Dt:
12/29/2005
Title:
SEMICONDUCTOR CONSTRUCTIONS COMPRISING CERIUM OXIDE AND TITANIUM OXIDE
70
Patent #:
Issue Dt:
12/19/2006
Application #:
10882563
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
Transistor structures and transistors with a germanium-containing channel
71
Patent #:
Issue Dt:
06/06/2006
Application #:
10882969
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
12/02/2004
Title:
EDGE INTENSIVE ANTIFUSE
72
Patent #:
Issue Dt:
06/26/2007
Application #:
10882987
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
12/02/2004
Title:
EDGE INTENSIVE ANTIFUSE AND METHOD FOR MAKING THE SAME
73
Patent #:
Issue Dt:
04/21/2009
Application #:
10883191
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
01/05/2006
Title:
LOW TEMPERATURE PROCESS FOR POLYSILAZANE OXIDATION/DENSIFICATION
74
Patent #:
Issue Dt:
01/06/2009
Application #:
10883215
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
01/05/2006
Title:
METHOD FOR FORMING CONTROLLED GEOMETRY HARDMASKS INCLUDING SUBRESOLUTION ELEMENTS
75
Patent #:
Issue Dt:
05/09/2006
Application #:
10883279
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
03/03/2005
Title:
METHOD FOR MANUFACTURING FLASH MEMORY DEVICE
76
Patent #:
Issue Dt:
02/20/2007
Application #:
10883522
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
12/02/2004
Title:
SEMICONDUCTOR DAMASCENE TRENCH AND METHODS THEREOF
77
Patent #:
Issue Dt:
10/09/2007
Application #:
10883601
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/06/2005
Title:
EDGE INTENSIVE ANTIFUSE AND METHOD FOR MAKING THE SAME
78
Patent #:
Issue Dt:
08/08/2006
Application #:
10884044
Filing Dt:
07/02/2004
Publication #:
Pub Dt:
12/30/2004
Title:
METHODS OF FORMING LAYERS OVER SUBSTRATES
79
Patent #:
Issue Dt:
02/26/2008
Application #:
10884481
Filing Dt:
07/02/2004
Publication #:
Pub Dt:
01/27/2005
Title:
INTEGRATED CIRCUIT DEVICE, AND METHOD OF FABRICATING SAME
80
Patent #:
Issue Dt:
10/11/2011
Application #:
10885650
Filing Dt:
07/08/2004
Publication #:
Pub Dt:
01/12/2006
Title:
DEUTERATED STRUCTURES FOR IMAGE SENSORS AND METHODS FOR FORMING THE SAME
81
Patent #:
Issue Dt:
07/27/2010
Application #:
10885821
Filing Dt:
07/07/2004
Publication #:
Pub Dt:
01/12/2006
Title:
PRIORITIZATION OF NETWORK TRAFFIC
82
Patent #:
Issue Dt:
04/14/2009
Application #:
10886003
Filing Dt:
07/07/2004
Publication #:
Pub Dt:
02/10/2005
Title:
METHOD OF GENERATING AN ENABLE SIGNAL OF A STANDARD MEMORY CORE AND RELATIVE MEMORY DEVICE
83
Patent #:
Issue Dt:
09/25/2007
Application #:
10886063
Filing Dt:
07/06/2004
Publication #:
Pub Dt:
12/02/2004
Title:
METHOD AND SYSTEM FOR DYNAMICALLY OPERATING MEMORY IN A POWER-SAVING ERROR CORRECTING MODE
84
Patent #:
Issue Dt:
12/26/2006
Application #:
10886078
Filing Dt:
07/07/2004
Publication #:
Pub Dt:
01/12/2006
Title:
USE OF SELECTIVE EPITAXIAL SILICON GROWTH IN FORMATION OF FLOATING GATES
85
Patent #:
Issue Dt:
12/02/2008
Application #:
10886676
Filing Dt:
07/09/2004
Publication #:
Pub Dt:
12/02/2004
Title:
METHOD OF MANUFACTURE OF A PCRAM MEMORY CELL
86
Patent #:
Issue Dt:
12/12/2006
Application #:
10886771
Filing Dt:
07/07/2004
Publication #:
Pub Dt:
01/12/2006
Title:
POWER SUPPLY VOLTAGE DETECTION CIRCUITRY AND METHODS FOR USE OF THE SAME
87
Patent #:
Issue Dt:
06/14/2005
Application #:
10886958
Filing Dt:
07/07/2004
Publication #:
Pub Dt:
12/02/2004
Title:
MAGNETIC MEMORY CELL WITH SHAPE ANISOTROPY AND MEMORY DEVICE THEREOF
88
Patent #:
Issue Dt:
08/28/2007
Application #:
10887049
Filing Dt:
07/08/2004
Publication #:
Pub Dt:
12/09/2004
Title:
MODIFIED FACET ETCH TO PREVENT BLOWN GATE OXIDE AND INCREASE ETCH CHAMBER LIFE
89
Patent #:
Issue Dt:
02/21/2006
Application #:
10887255
Filing Dt:
07/07/2004
Publication #:
Pub Dt:
12/02/2004
Title:
SEMICONDUCTOR COMPONENTS HAVING MULTIPLE ON BOARD CAPACITORS
90
Patent #:
Issue Dt:
03/07/2006
Application #:
10887616
Filing Dt:
07/09/2004
Publication #:
Pub Dt:
01/12/2006
Title:
MEMORY ARRAY DECODER
91
Patent #:
Issue Dt:
01/26/2010
Application #:
10887880
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
01/12/2006
Title:
DUAL PANEL PIXEL READOUT IN AN IMAGER
92
Patent #:
Issue Dt:
12/12/2006
Application #:
10887962
Filing Dt:
07/08/2004
Publication #:
Pub Dt:
01/12/2006
Title:
METHODS OF FORMING METAL NITRIDE, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
93
Patent #:
Issue Dt:
04/21/2009
Application #:
10889084
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
12/16/2004
Title:
COMPOSITIONS FOR DISSOLUTION OF LOW-K DIELECTRIC FILMS, AND METHODS OF USE
94
Patent #:
Issue Dt:
12/25/2007
Application #:
10889201
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
12/02/2004
Title:
COMPOSITIONS FOR DISSOLUTION OF LOW-K DIELECTRIC FILMS, AND METHODS OF USE
95
Patent #:
Issue Dt:
10/07/2008
Application #:
10889280
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
12/09/2004
Title:
COMPOSITIONS FOR DISSOLUTION OF LOW-K DIELECTRIC FILM, AND METHODS OF USE
96
Patent #:
Issue Dt:
03/27/2012
Application #:
10889597
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
12/16/2004
Title:
COMPOSITIONS FOR DISSOLUTION OF LOW-K DIELECTRIC FILMS, AND METHODS OF USE
97
Patent #:
Issue Dt:
02/20/2007
Application #:
10889803
Filing Dt:
07/13/2004
Publication #:
Pub Dt:
12/02/2004
Title:
ABERRATION MARK AND METHOD FOR ESTIMATING OVERLAY ERROR AND OPTICAL ABERRATIONS
98
Patent #:
Issue Dt:
10/26/2010
Application #:
10890529
Filing Dt:
07/12/2004
Publication #:
Pub Dt:
02/24/2005
Title:
METHOD FOR MANUFACTURING DIFFERENTIAL ISOLATION STRUCTURES IN A SEMICONDUCTOR ELECTRONIC DEVICE AND CORRESPONDING STRUCTURE
99
Patent #:
Issue Dt:
09/18/2007
Application #:
10891535
Filing Dt:
07/15/2004
Publication #:
Pub Dt:
01/19/2006
Title:
METHOD AND APPARATUS FOR REDUCING DUTY CYCLE DISTORTION OF AN OUTPUT SIGNAL
100
Patent #:
Issue Dt:
11/02/2010
Application #:
10892318
Filing Dt:
07/16/2004
Publication #:
Pub Dt:
01/19/2006
Title:
EXPOSURE CONTROL FOR IMAGE SENSORS
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 10:56 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT