|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09140134
|
Filing Dt:
|
08/25/1998
|
Title:
|
METHODS, COMPLEXES, AND SYSTEMS FOR FORMING METAL-CONTAINING FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09140810
|
Filing Dt:
|
08/25/1998
|
Title:
|
METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULIPLE, SINGULARIZED PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09140920
|
Filing Dt:
|
08/26/1998
|
Title:
|
APPARATUS FOR REMOVING CARRIER FILM FROM A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09141005
|
Filing Dt:
|
08/26/1998
|
Title:
|
INTERDIGITATED LEADS-OVER-CHIP LEAD FRAME, AND METHOD FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09141144
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND APPARATUS FOR ULTRASONIC WET ETCHING OF SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09141236
|
Filing Dt:
|
08/27/1998
|
Title:
|
PRECURSOR CHEMISTRIES FOR CHEMICAL VAPOR DEPOSITION OF RUTHENIUM AND RUTHENIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09141240
|
Filing Dt:
|
08/27/1998
|
Title:
|
RUTHENIUM SILICIDE DIFFUSION BARRIER LAYERS AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09141250
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND CIRCUIT FOR GENERATING A GATE VOLTAGE IN NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09141431
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHODS FOR PREPARING RUTHENIUM AND OSMIUM COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09141467
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND APPARATUS FOR DETECTING AN INITIALIZATION SIGNAL AND A COMMAND PACKET ERROR IN PACKETIZED DYNAMIC RANDOM ACCESS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09141541
|
Filing Dt:
|
08/28/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS, SEMICONDUCTOR PROCESSING METHODS OF FORMING DIODES, AND SEMICONDUCTOR PROCESSING METHODS OF FORMING SCHOTTKY DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09141690
|
Filing Dt:
|
08/28/1998
|
Title:
|
SEMICONDUCTOR STRUCTURE HAVING STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09141767
|
Filing Dt:
|
08/27/1998
|
Title:
|
SINGLE ELECTRON RESISTOR MEMORY DEVICE AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09141775
|
Filing Dt:
|
08/27/1998
|
Title:
|
PLASMA ETCHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09141776
|
Filing Dt:
|
08/27/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY AND SEMICONDUCTOR PROCESSING METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09141810
|
Filing Dt:
|
08/28/1998
|
Title:
|
DUAL-SOURCE PLASMA ETCHERS, DUAL-SOURCE PLASMA ETCHING METHODS, AND METHODS OF FORMING PLANAR COIL DUAL-SOURCE PLASMA ETCHERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09141812
|
Filing Dt:
|
08/28/1998
|
Title:
|
METHOD OF REMOVING ETCH RESIDUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09141816
|
Filing Dt:
|
08/28/1998
|
Title:
|
LUMINESCENT PHOSPHOR COMPOSITION AND DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09141838
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND SYSTEM FOR PROCESSING PIPELINED MEMORY COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09141840
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHODS OF FORMING ROUGHENED LAYERS OF PLATINUM AND METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09141841
|
Filing Dt:
|
08/27/1998
|
Title:
|
APPARATUS AND METHOD FOR FORMING FEATURES ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09141866
|
Filing Dt:
|
08/28/1998
|
Title:
|
SUPERCRITICAL COMPOSITIONS FOR REMOVAL OF ORGANIC MATERIAL AND METHODS OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09143044
|
Filing Dt:
|
08/28/1998
|
Title:
|
SEMICONDUCTOR WAFER ALIGNMENT PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09143164
|
Filing Dt:
|
08/28/1998
|
Title:
|
MEMORY CIRCUIT HAVING IMPROVED SENSE-AMPLIFIER BLOCK AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09143229
|
Filing Dt:
|
08/28/1998
|
Title:
|
ANTI-FUSE PROGRAMMING PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09143289
|
Filing Dt:
|
08/28/1998
|
Title:
|
PLASMA TREATMENT OF AN INTERCONNECT SURFACE DURING FORMATION OF AN INTERLAYER DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09143526
|
Filing Dt:
|
08/28/1998
|
Title:
|
APPARATUS FOR ELECTRICALLY COUPLING BOND OF A MICROELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09143585
|
Filing Dt:
|
08/31/1998
|
Title:
|
SELECTIVELY DOPED TRENCH DEVICE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09143631
|
Filing Dt:
|
08/28/1998
|
Title:
|
METHOD AND APPARATUS FOR ALIGNING AND ATTACHING BALLS TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09143729
|
Filing Dt:
|
08/31/1998
|
Title:
|
STRUCTURE AND METHOD FOR AN ELECTRONIC ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09143765
|
Filing Dt:
|
08/31/1998
|
Title:
|
METHOD AND APPARATUS FOR A SEMICONDUCTOR PACKAGE FOR VERTICAL SURFACE MOUNTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09143880
|
Filing Dt:
|
08/31/1998
|
Title:
|
SILICON INTERPOSER WITH OPTICAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09143996
|
Filing Dt:
|
08/31/1998
|
Title:
|
METHOD OF FORMING A SOLDER BALL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09144290
|
Filing Dt:
|
08/31/1998
|
Title:
|
STRUCTURE AND METHOD FOR A HIGH PERFORMANCE ELECTRONIC PACKAGING ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09144307
|
Filing Dt:
|
08/31/1998
|
Title:
|
COMPACT SYSTEM MODULE WITH BUILT-IN THERMOELECTRIC COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09144308
|
Filing Dt:
|
08/31/1998
|
Title:
|
ERROR CORRECTION CHIP FOR MEMORY APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09144457
|
Filing Dt:
|
09/01/1998
|
Title:
|
STRAPPED WORDLINE ARCHITECTURE FOR SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09144484
|
Filing Dt:
|
08/31/1998
|
Title:
|
METHOD OF INHIBITING DEPOSITION OF MATERIAL ON AN INTERNAL WALL OF A CHEMICAL VAPOR DEPOSITION REACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09144536
|
Filing Dt:
|
08/31/1998
|
Title:
|
SLURRIES FOR MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES, AND METHODS AND APPARATUSES FOR MAKING AND USING SUCH SLURRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09144546
|
Filing Dt:
|
09/01/1998
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ERROR CORRECTION ON DATA READ FROM A MULTISTATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09144736
|
Filing Dt:
|
09/01/1998
|
Title:
|
VOLTAGE GENERATOR METHODS AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09144745
|
Filing Dt:
|
09/01/1998
|
Title:
|
METHOD FOR FORMING METAL-CONTAINING FILMS USING METAL COMPLEXES WITH CHELATING O- AND/OR N-DONOR LIGANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09144857
|
Filing Dt:
|
09/01/1998
|
Title:
|
CLEANING COMPOSITIONS FOR HIGH DIELECTRIC STRUCTURES AND METHODS OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09144912
|
Filing Dt:
|
09/01/1998
|
Title:
|
METAL COMPLEXES WITH CHELATING C-, N-DONOR LIGANDS FOR FORMING METAL- CONTAINING FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09145065
|
Filing Dt:
|
09/01/1998
|
Title:
|
METHOD AND APPARATUS FOR REDUCING INDUCED SWITCHING TRANSIENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09145106
|
Filing Dt:
|
09/02/1998
|
Title:
|
PASSIVATION LAYER FOR PACKAGED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09145373
|
Filing Dt:
|
09/02/1998
|
Title:
|
ISOLATED INTERCONNECT STUDS AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09145400
|
Filing Dt:
|
09/01/1998
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
MICROELECTRONIC SUBSTRATE ASSEMBLY PLANARIZING MACHINES AND METHODS OF MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09145437
|
Filing Dt:
|
09/02/1998
|
Title:
|
METAL CONTACT AND PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09145488
|
Filing Dt:
|
09/01/1998
|
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICES AND METHODS OF FORMING FIELD EMISSION DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09145491
|
Filing Dt:
|
09/01/1998
|
Title:
|
SEMICONDUCTOR ETCHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09145492
|
Filing Dt:
|
09/01/1998
|
Title:
|
SEMICONDUCTOR WAFER ALIGNMENT METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09145582
|
Filing Dt:
|
09/02/1998
|
Title:
|
CIRCUIT AND METHOD FOR A MEMORY CELL USING REVERSE BASE CURRENT EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09145720
|
Filing Dt:
|
09/02/1998
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
ADJUSTABLE I/O TIMING FROM EXTERNALLY APPLIED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09145734
|
Filing Dt:
|
09/02/1998
|
Title:
|
SYSTEM AND METHOD FOR CHANGING THE CONNECTED BEHAVIOR OF A CIRCUIT DESIGN SCHEMATIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09145744
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING TIMING OF DIGITAL COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09145784
|
Filing Dt:
|
09/02/1998
|
Title:
|
FORMING METAL SILICIDE RESISTANT TO SUBSEQUENT THERMAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09145832
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHOD AND PROCESS OF CONTACT TO A HEAT SOFTENED SOLDER BALL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09145865
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHOD AND APPARATUS FOR MULTIPLE ROW ACTIVATION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09145866
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHOD AND CIRCUIT FOR PROVIDING A MEMORY DEVICE HAVING HIDDEN ROW ACCESS AND ROW PRECHARGE TIMES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09146003
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHODS AND SYSTEMS FOR FORMING METAL-CONTAINING FILMS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09146056
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHODS OF MANUFACTURING MICORELECTRONIC SUSBSTRATE ASSEMBLIES FOR USE IN PLANARIZATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09146113
|
Filing Dt:
|
09/02/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09146117
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHODS OF FORMING VOID REGIONS DIELECTRIC REGIONS AND CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09146292
|
Filing Dt:
|
09/03/1998
|
Title:
|
DIRECT WRITING OF LOW CARBON CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09146293
|
Filing Dt:
|
09/03/1998
|
Title:
|
ANTI-REFLECTIVE COATINGS AND METHODS FOR FORMING AND USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09146297
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHOD FOR PRODUCING LOW CARBON/OXYGEN CONDUCTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09146298
|
Filing Dt:
|
09/03/1998
|
Title:
|
MINI FLASH PROCESS AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09146300
|
Filing Dt:
|
09/03/1998
|
Title:
|
LOW TEMPERATURE DEPOSITION OF BARRIER LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09146301
|
Filing Dt:
|
09/03/1998
|
Title:
|
COMPACT SOI BODY CONTACT LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09146330
|
Filing Dt:
|
09/02/1998
|
Title:
|
METHOD AND APPARATUS FOR ENDPOINTING MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09146365
|
Filing Dt:
|
09/03/1998
|
Title:
|
RUTHENIUM AND RUTHENIUM DIOXIDE REMOVAL METHOD AND MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09146408
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHOD OF PATTERNING METAL LAYERS BY ANNEALING A METAL LAYER FORMED OVER A PATTERNED METAL-CONTAINING ADHESION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09146417
|
Filing Dt:
|
09/03/1998
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A BUILT-IN HEAT SINK AND PROCESS OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09146447
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ERROR CORRECTION ON DATA READ FROM A MULTISTATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09146472
|
Filing Dt:
|
09/03/1998
|
Title:
|
MEMORY DEVICE WITH LOCAL WRITE DATA LATCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09146488
|
Filing Dt:
|
09/03/1998
|
Title:
|
SEMICONDUCTOR DEVICE WITH HEAT-DISSIPATING LEAD-FRAME AND PROCESS OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09146509
|
Filing Dt:
|
09/03/1998
|
Title:
|
SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09146556
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHODS FOR FORMING RHODIUM-CONTAINING LAYERS SUCH AS PLATINUM-RHODIUM BARRIER LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09146586
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHOD AND APPARATUS FOR REMAPPING ADDRESSES FOR REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09146622
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHODS FOR FORMING PHOSPHORUS- AND/OR BORON-CONTAINING SILICA LAYERS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09146629
|
Filing Dt:
|
09/03/1998
|
Title:
|
CIRCUIT, SYSTEM AND METHOD FOR ARRANGING DATA OUTPUT BY SEMICONDUCTOR TESTERS TO PACKET-BASED DEVICES UNDER TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09146639
|
Filing Dt:
|
09/03/1998
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
LOW RESISTANCE SEMICONDUCTOR PROCESS AND STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09146640
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHOD FOR PULSED-PLASMA ENHANCED VAPOR DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09146643
|
Filing Dt:
|
09/03/1998
|
Title:
|
CAVITY BALL GRID ARRAY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09146674
|
Filing Dt:
|
09/03/1998
|
Title:
|
TREATMENT FOR FILM SURFACE TO REDUCE PHOTO FOOTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09146688
|
Filing Dt:
|
09/03/1998
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR TESTING FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09146689
|
Filing Dt:
|
09/03/1998
|
Title:
|
SPIN COATING BOWL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09146691
|
Filing Dt:
|
09/03/1998
|
Title:
|
SPIN COATING BOWL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09146695
|
Filing Dt:
|
09/03/1998
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
HEAT DISSIPATING MICROELECTRONIC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09146702
|
Filing Dt:
|
09/03/1998
|
Title:
|
BELT-FEED TRIM AND FORM APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09146709
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHODS FOR SIMULTANEOUSLY ELECTRICALLY AND MECHANICALLY ATTACHING LEAD FRAMES TO SEMICONDUCTOR DICE AND THE RESULTING ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09146730
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHODS OF FORMING MATERIALS WITHIN OPENINGS, AND METHOD OF FORMING ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09146731
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHODS OF FORMING LAYERS OF PARTICULATES ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09146733
|
Filing Dt:
|
09/03/1998
|
Title:
|
METHOD AND APPARATUS FOR INCREASING CHEMICAL-MECHANICAL-POLISING SELECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09146744
|
Filing Dt:
|
09/03/1998
|
Title:
|
USING SILICIDE CAP AS AN ETCH STOP FOR MULTILAYER METAL PROCESS AND STRUCTURES SO FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09146840
|
Filing Dt:
|
09/03/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS METHODS OF FORMING ELECTRICAL CONNECTIONS AND INTERCONNECTIONS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09146841
|
Filing Dt:
|
09/03/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING AND UTILIZING ANTIREFLECTIVE MATERIAL LAYERS, AND METHODS OF FORMING TRANSISTOR GATE STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09146842
|
Filing Dt:
|
09/03/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09146844
|
Filing Dt:
|
09/03/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING SUBSTRATE FEATURES, INCLUDING CONTACT OPENINGS
|
|