|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
11037831
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
FOLDED BIT LINE DRAM WITH VERTICAL ULTRA THIN BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11037850
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
FORMING A CARBON LAYER BETWEEN PHASE CHANGE LAYERS OF A PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
11037915
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
LOW VOLTAGE SENSE AMPLIFIER FOR OPERATION UNDER A REDUCED BIT LINE BIAS VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11038336
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
REDUCING SHUNTS IN MEMORIES WITH PHASE-CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11038673
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
OPTIMIZED OPTICAL LITHOGRAPHY ILLUMINATION SOURCE FOR USE DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11039564
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
NUCLEATION METHOD FOR ATOMIC LAYER DEPOSITION OF COBALT ON BARE SILICON DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11040574
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
11040575
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11040576
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11040748
|
Filing Dt:
|
01/21/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11041106
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11041357
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SELECTIVE POLYSILICON STUD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11041689
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
SELECTIVE POLYSILICON STUD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11041800
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
AUDIO VOLUME CONTROL FOR COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11042207
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD OF FORMING A MEMORY DEVICE HAVING A STORAGE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11042537
|
Filing Dt:
|
01/25/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
1 X N FANOUT WAVEGUIDE PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11043011
|
Filing Dt:
|
01/25/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
ENABLING TEST MODES OF INDIVIDUAL INTEGRATED CIRCUIT DEVICES OUT OF A PLURALITY OF INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11043018
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
COLUMN ADDRESS PATH CIRCUIT AND METHOD FOR MEMORY DEVICES HAVING A BURST ACCESS MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
11043349
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11043741
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
FORMING INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11043838
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
ISOLATION REGIONS FOR SEMICONDUCTOR DEVICES AND THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11043998
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
IMAGER FLOATING DIFFUSION REGION AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11044094
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
CMP CLEANING COMPOSITION WITH MICROBIAL INHIBITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11044443
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
VIAS HAVING VARYING DIAMETERS AND FILLS FOR USE WITH A SEMICONDUCTOR DEVICE AND METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11044682
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
VERTICAL DEVICE 4F2 EEPROM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11044703
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
SCALABLE HIGH DENSITY NON-VOLATILE MEMORY CELLS IN A CONTACTLESS MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11047442
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
LOW-SWING LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11047476
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METHODS FOR FILLING HIGH ASPECT RATIO TRENCHES IN SEMICONDUCTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
11047809
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11048227
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
WAFER-LEVEL REDISTRIBUTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11048387
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11049435
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11049524
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11050057
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD OF FABRICATING STACKED LOCAL INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11050088
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS AND ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11051119
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
DRAM ARRAYS, VERTICAL TRANSISTOR STRUCTURES AND METHODS OF FORMING TRANSISTOR STRUCTURES AND DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11052279
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING THINNED DIE, POLYMER LAYERS, CONTACTS ON OPPOSING SIDES, AND CONDUCTIVE VIAS CONNECTING THE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11052378
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
WAFER LEVEL SEMICONDUCTOR COMPONENT HAVING THINNED, ENCAPSULATED DICE AND POLYMER DAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11053351
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING PROTECTIVE LAYERS FORMED FROM HEALABLE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11053577
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF DY DOPED HFO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11053671
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11053798
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METAL PLATING USING SEED FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
11053984
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHODS OF ADHERING MICROFEATURE WORKPIECES, INCLUDING A CHIP, TO A SUPPORT MEMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11054018
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
METAL PLATING USING SEED FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11054645
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR READING AN ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11054885
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
CLOCK GENERATING CIRCUIT WITH MULTIPLE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11055380
|
Filing Dt:
|
02/10/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF CEO2/AL2O3 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11057500
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHOD FOR TESTING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11057596
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING DETERMINISTIC, NON-REPEATING, PSEUDO-RANDOM ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11057634
|
Filing Dt:
|
02/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
NANOCRYSTAL WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11057921
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A CHIP SCALE PACKAGE USING WAFER LEVEL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11058140
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
COMPOSITIONS FOR PLANARIZATION OF METAL-CONTAINING SURFACES USING HALOGENS AND HALIDE SALTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11058563
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF ZR3N4/ZRO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
11058797
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
PHASE CHANGE MEMORY BITS RESET THROUGH A SERIES OF PULSES OF INCREASING AMPLITUDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11059093
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
11059135
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11059136
|
Filing Dt:
|
02/15/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11059294
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHOD FOR REDUCING NON-UNIFORMITY OR TOPOGRAPHY VARIATION BETWEEN AN ARRAY AND CIRCUITRY IN A PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11059593
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
ALIGNMENT AND ORIENTATION FEATURES FOR A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11059723
|
Filing Dt:
|
02/16/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
MEMORY HAVING A VERTICAL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11059770
|
Filing Dt:
|
02/17/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
11061069
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
REFERENCE CURRENT GENERATOR, AND METHOD OF PROGRAMMING, ADJUSTING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11062075
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTICALLY INTERCONNECTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11062436
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
SNSE-BASED LIMITED REPROGRAMMABLE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11062661
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
PRECONDITIONING GLOBAL BITLINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11062768
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
CONTROLLER FOR REFRESHING MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11063090
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
SECURE COMPACT FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11063132
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
HIGH PERMEABILITY LAYERED MAGNETIC FILMS TO REDUCE NOISE IN HIGH SPEED INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11063173
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
DRAM TEMPERATURE MEASUREMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
11063383
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING LEAKAGE CURRENT IN A ROW DRIVER CIRCUIT IN A FLASH MEMORY DURING A STANDBY MODE OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11063403
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11063717
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF HF3N4/HFO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
11063825
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
GERMANIUM-SILICON-CARBIDE FLOATING GATES IN MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11063963
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
I/O ARCHITECTURE FOR INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11064107
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
STACKED DEVICE PACKAGE FOR PERIPHERAL AND CENTER DEVICE PAD LAYOUT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11064163
|
Filing Dt:
|
02/23/2005
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS COMPRISING CERIUM OXIDE AND TITANIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11064344
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
EDGE CONNECTOR INCLUDING INTERNAL LAYER CONTACT, PRINTED CIRCUIT BOARD AND ELECTRONIC MODULE INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11065778
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
EMBEDDED TRAP DIRECT TUNNEL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11066781
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
IMAGER ROW-WISE NOISE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11066900
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
SCALABLE HIGH PERFORMANCE NON-VOLATILE MEMORY CELLS USING MULTI-MECHANISM CARRIER TRANSPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11066905
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
LOW POWER MEMORY SUBSYSTEM WITH PROGRESSIVE NON-VOLATILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11067326
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
LOOK-UP TABLE FOR USE WITH REDUNDANT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11067345
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
EEPROM MEMORY COMPRISING A NON-VOLATILE REGISTER INTEGRATED INTO THE MEMORY ARRAY THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
11067355
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
MEMORY REDUNDANCY WITH PROGRAMMABLE NON-VOLATILE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11067356
|
Filing Dt:
|
02/25/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
MEMORY REDUNDANCY WITH PROGRAMMABLE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11067974
|
Filing Dt:
|
02/28/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
NON-VOLATILE PROGRAMMABLE FUSE APPARATUS IN A FLASH MEMORY WITH PAIRS OF SUPERCELLS PROGRAMMED IN A COMPLEMENTARY FASHION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11070213
|
Filing Dt:
|
03/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
REWRITE PREVENTION IN A VARIABLE RESISTANCE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11070415
|
Filing Dt:
|
03/02/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
NOVEL HIGH-K DIELECTRIC MATERIALS AND PROCESSES FOR MANUFACTURING THEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11071922
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
METHODS OF PROVIDING OHMIC CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11072159
|
Filing Dt:
|
03/04/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
WORD LINES FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11072456
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
METHOD AND STRUCTURE TO REDUCE OPTICAL CROSSTALK IN A SOLID STATE IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11074106
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
ELECTRICALLY CONDUCTIVE LINE, METHOD OF FORMING AN ELECTRICALLY CONDUCTIVE LINE, AND METHOD OF REDUCING TITANIUM SILICIDE AGGLOMERATION IN FABRICATION OF TITANIUM SILICIDE OVER POLYSILICON TRANSISTOR GATE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11074518
|
Filing Dt:
|
03/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11074563
|
Filing Dt:
|
03/08/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
LOW RESISTANCE PERIPHERAL CONTACTS WHILE MAINTAINING DRAM ARRAY INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11075770
|
Filing Dt:
|
03/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
METHOD FOR FILLING ELECTRICALLY DIFFERENT FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
11075771
|
Filing Dt:
|
03/09/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
FORMATION OF INSULATOR OXIDE FILMS WITH ACID OR BASE CATALYZED HYDROLYSIS OF ALKOXIDES IN SUPERCRITICAL CARBON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11075967
|
Filing Dt:
|
03/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SUPPORT RING FOR USE WITH A CONTACT PAD AND SEMICONDUCTOR DEVICE COMPONENTS INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11076497
|
Filing Dt:
|
03/08/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
METHOD TO SIMULTANEOUSLY FORM BOTH FULLY SILICIDED AND PARTIALLY SILICIDED DUAL WORK FUNCTION TRANSISTOR GATES DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICES, AND SYSTEMS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
11076774
|
Filing Dt:
|
03/10/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS OF FORMING A FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11078537
|
Filing Dt:
|
03/10/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHODS, AND METHODS OF FORMING MATERIALS OVER SEMICONDUCTOR SUBSTRATES
|
|