skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
03/21/2006
Application #:
11037831
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
09/01/2005
Title:
FOLDED BIT LINE DRAM WITH VERTICAL ULTRA THIN BODY TRANSISTORS
2
Patent #:
Issue Dt:
10/16/2007
Application #:
11037850
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
07/20/2006
Title:
FORMING A CARBON LAYER BETWEEN PHASE CHANGE LAYERS OF A PHASE CHANGE MEMORY
3
Patent #:
Issue Dt:
01/24/2006
Application #:
11037915
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
06/09/2005
Title:
LOW VOLTAGE SENSE AMPLIFIER FOR OPERATION UNDER A REDUCED BIT LINE BIAS VOLTAGE
4
Patent #:
Issue Dt:
01/09/2007
Application #:
11038336
Filing Dt:
01/19/2005
Publication #:
Pub Dt:
06/23/2005
Title:
REDUCING SHUNTS IN MEMORIES WITH PHASE-CHANGE MATERIAL
5
Patent #:
Issue Dt:
10/16/2007
Application #:
11038673
Filing Dt:
01/19/2005
Publication #:
Pub Dt:
07/20/2006
Title:
OPTIMIZED OPTICAL LITHOGRAPHY ILLUMINATION SOURCE FOR USE DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
6
Patent #:
Issue Dt:
07/18/2006
Application #:
11039564
Filing Dt:
01/19/2005
Publication #:
Pub Dt:
07/20/2006
Title:
NUCLEATION METHOD FOR ATOMIC LAYER DEPOSITION OF COBALT ON BARE SILICON DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
7
Patent #:
Issue Dt:
08/14/2007
Application #:
11040574
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
06/16/2005
Title:
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
8
Patent #:
Issue Dt:
02/13/2007
Application #:
11040575
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
06/16/2005
Title:
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
9
Patent #:
Issue Dt:
01/23/2007
Application #:
11040576
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
06/16/2005
Title:
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
10
Patent #:
Issue Dt:
06/02/2009
Application #:
11040748
Filing Dt:
01/21/2005
Publication #:
Pub Dt:
07/27/2006
Title:
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT
11
Patent #:
Issue Dt:
08/19/2008
Application #:
11041106
Filing Dt:
01/20/2005
Publication #:
Pub Dt:
06/09/2005
Title:
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
12
Patent #:
Issue Dt:
11/13/2007
Application #:
11041357
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
06/09/2005
Title:
SELECTIVE POLYSILICON STUD GROWTH
13
Patent #:
Issue Dt:
02/19/2008
Application #:
11041689
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
09/15/2005
Title:
SELECTIVE POLYSILICON STUD GROWTH
14
Patent #:
Issue Dt:
04/28/2009
Application #:
11041800
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
06/09/2005
Title:
AUDIO VOLUME CONTROL FOR COMPUTER SYSTEMS
15
Patent #:
Issue Dt:
10/20/2009
Application #:
11042207
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD OF FORMING A MEMORY DEVICE HAVING A STORAGE TRANSISTOR
16
Patent #:
Issue Dt:
06/19/2007
Application #:
11042537
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
07/07/2005
Title:
1 X N FANOUT WAVEGUIDE PHOTODETECTOR
17
Patent #:
Issue Dt:
03/01/2011
Application #:
11043011
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
07/27/2006
Title:
ENABLING TEST MODES OF INDIVIDUAL INTEGRATED CIRCUIT DEVICES OUT OF A PLURALITY OF INTEGRATED CIRCUIT DEVICES
18
Patent #:
Issue Dt:
02/27/2007
Application #:
11043018
Filing Dt:
01/24/2005
Publication #:
Pub Dt:
09/15/2005
Title:
COLUMN ADDRESS PATH CIRCUIT AND METHOD FOR MEMORY DEVICES HAVING A BURST ACCESS MODE
19
Patent #:
Issue Dt:
11/22/2005
Application #:
11043349
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
06/16/2005
Title:
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
20
Patent #:
Issue Dt:
08/21/2007
Application #:
11043741
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
07/27/2006
Title:
FORMING INTEGRATED CIRCUIT DEVICES
21
Patent #:
Issue Dt:
03/18/2008
Application #:
11043838
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
07/27/2006
Title:
ISOLATION REGIONS FOR SEMICONDUCTOR DEVICES AND THEIR FORMATION
22
Patent #:
Issue Dt:
02/05/2008
Application #:
11043998
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
07/28/2005
Title:
IMAGER FLOATING DIFFUSION REGION AND PROCESS FOR FORMING SAME
23
Patent #:
Issue Dt:
06/26/2007
Application #:
11044094
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
09/15/2005
Title:
CMP CLEANING COMPOSITION WITH MICROBIAL INHIBITOR
24
Patent #:
Issue Dt:
03/25/2008
Application #:
11044443
Filing Dt:
01/26/2005
Publication #:
Pub Dt:
07/27/2006
Title:
VIAS HAVING VARYING DIAMETERS AND FILLS FOR USE WITH A SEMICONDUCTOR DEVICE AND METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES INCLUDING SAME
25
Patent #:
Issue Dt:
01/02/2007
Application #:
11044682
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
08/04/2005
Title:
VERTICAL DEVICE 4F2 EEPROM MEMORY
26
Patent #:
Issue Dt:
01/23/2007
Application #:
11044703
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
07/27/2006
Title:
SCALABLE HIGH DENSITY NON-VOLATILE MEMORY CELLS IN A CONTACTLESS MEMORY ARRAY
27
Patent #:
Issue Dt:
05/08/2007
Application #:
11047442
Filing Dt:
01/31/2005
Publication #:
Pub Dt:
08/03/2006
Title:
LOW-SWING LEVEL SHIFTER
28
Patent #:
Issue Dt:
08/21/2007
Application #:
11047476
Filing Dt:
01/31/2005
Publication #:
Pub Dt:
07/21/2005
Title:
METHODS FOR FILLING HIGH ASPECT RATIO TRENCHES IN SEMICONDUCTOR LAYERS
29
Patent #:
Issue Dt:
08/08/2006
Application #:
11047809
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
30
Patent #:
Issue Dt:
02/12/2008
Application #:
11048227
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
07/07/2005
Title:
WAFER-LEVEL REDISTRIBUTION CIRCUIT
31
Patent #:
Issue Dt:
01/30/2007
Application #:
11048387
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
06/16/2005
Title:
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
32
Patent #:
Issue Dt:
02/05/2008
Application #:
11049435
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL
33
Patent #:
Issue Dt:
12/11/2007
Application #:
11049524
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL
34
Patent #:
Issue Dt:
01/01/2008
Application #:
11050057
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD OF FABRICATING STACKED LOCAL INTERCONNECT STRUCTURE
35
Patent #:
Issue Dt:
09/18/2007
Application #:
11050088
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
07/07/2005
Title:
METHODS OF FORMING CAPACITORS AND ELECTRONIC DEVICES
36
Patent #:
Issue Dt:
02/05/2008
Application #:
11051119
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
08/03/2006
Title:
DRAM ARRAYS, VERTICAL TRANSISTOR STRUCTURES AND METHODS OF FORMING TRANSISTOR STRUCTURES AND DRAM ARRAYS
37
Patent #:
Issue Dt:
06/03/2008
Application #:
11052279
Filing Dt:
02/07/2005
Publication #:
Pub Dt:
09/15/2005
Title:
SEMICONDUCTOR COMPONENT HAVING THINNED DIE, POLYMER LAYERS, CONTACTS ON OPPOSING SIDES, AND CONDUCTIVE VIAS CONNECTING THE CONTACTS
38
Patent #:
Issue Dt:
05/22/2007
Application #:
11052378
Filing Dt:
02/07/2005
Publication #:
Pub Dt:
08/18/2005
Title:
WAFER LEVEL SEMICONDUCTOR COMPONENT HAVING THINNED, ENCAPSULATED DICE AND POLYMER DAM
39
Patent #:
Issue Dt:
04/03/2007
Application #:
11053351
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
07/21/2005
Title:
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING PROTECTIVE LAYERS FORMED FROM HEALABLE MATERIALS
40
Patent #:
Issue Dt:
03/24/2009
Application #:
11053577
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
08/10/2006
Title:
ATOMIC LAYER DEPOSITION OF DY DOPED HFO2 FILMS AS GATE DIELECTRICS
41
Patent #:
Issue Dt:
08/15/2006
Application #:
11053671
Filing Dt:
02/07/2005
Publication #:
Pub Dt:
08/18/2005
Title:
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
42
Patent #:
Issue Dt:
03/13/2007
Application #:
11053798
Filing Dt:
02/09/2005
Publication #:
Pub Dt:
07/21/2005
Title:
METAL PLATING USING SEED FILM
43
Patent #:
Issue Dt:
10/02/2012
Application #:
11053984
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
08/10/2006
Title:
METHODS OF ADHERING MICROFEATURE WORKPIECES, INCLUDING A CHIP, TO A SUPPORT MEMBER
44
Patent #:
Issue Dt:
08/28/2007
Application #:
11054018
Filing Dt:
02/09/2005
Publication #:
Pub Dt:
08/04/2005
Title:
METAL PLATING USING SEED FILM
45
Patent #:
Issue Dt:
03/13/2007
Application #:
11054645
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
08/10/2006
Title:
CIRCUIT AND METHOD FOR READING AN ANTIFUSE
46
Patent #:
Issue Dt:
10/31/2006
Application #:
11054885
Filing Dt:
02/09/2005
Publication #:
Pub Dt:
08/10/2006
Title:
CLOCK GENERATING CIRCUIT WITH MULTIPLE MODES OF OPERATION
47
Patent #:
Issue Dt:
05/20/2008
Application #:
11055380
Filing Dt:
02/10/2005
Publication #:
Pub Dt:
08/10/2006
Title:
ATOMIC LAYER DEPOSITION OF CEO2/AL2O3 FILMS AS GATE DIELECTRICS
48
Patent #:
Issue Dt:
08/21/2007
Application #:
11057500
Filing Dt:
02/14/2005
Publication #:
Pub Dt:
08/17/2006
Title:
METHOD FOR TESTING SEMICONDUCTOR COMPONENTS
49
Patent #:
Issue Dt:
07/04/2006
Application #:
11057596
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD AND APPARATUS FOR GENERATING DETERMINISTIC, NON-REPEATING, PSEUDO-RANDOM ADDRESSES
50
Patent #:
Issue Dt:
12/26/2006
Application #:
11057634
Filing Dt:
02/14/2005
Publication #:
Pub Dt:
09/15/2005
Title:
NANOCRYSTAL WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
51
Patent #:
Issue Dt:
02/27/2007
Application #:
11057921
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD FOR FABRICATING A CHIP SCALE PACKAGE USING WAFER LEVEL PROCESSING
52
Patent #:
Issue Dt:
02/05/2008
Application #:
11058140
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
07/07/2005
Title:
COMPOSITIONS FOR PLANARIZATION OF METAL-CONTAINING SURFACES USING HALOGENS AND HALIDE SALTS
53
Patent #:
Issue Dt:
07/15/2008
Application #:
11058563
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
ATOMIC LAYER DEPOSITION OF ZR3N4/ZRO2 FILMS AS GATE DIELECTRICS
54
Patent #:
Issue Dt:
08/29/2006
Application #:
11058797
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
PHASE CHANGE MEMORY BITS RESET THROUGH A SERIES OF PULSES OF INCREASING AMPLITUDE
55
Patent #:
Issue Dt:
07/15/2008
Application #:
11059093
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
APPARATUS AND METHODS FOR REGULATED VOLTAGE
56
Patent #:
Issue Dt:
10/24/2006
Application #:
11059135
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
12/15/2005
Title:
APPARATUS AND METHODS FOR REGULATED VOLTAGE
57
Patent #:
Issue Dt:
04/03/2007
Application #:
11059136
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
08/17/2006
Title:
APPARATUS AND METHODS FOR REGULATED VOLTAGE
58
Patent #:
Issue Dt:
03/20/2007
Application #:
11059294
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
08/25/2005
Title:
METHOD FOR REDUCING NON-UNIFORMITY OR TOPOGRAPHY VARIATION BETWEEN AN ARRAY AND CIRCUITRY IN A PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED NON-VOLATILE MEMORY DEVICES
59
Patent #:
Issue Dt:
06/12/2007
Application #:
11059593
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
07/07/2005
Title:
ALIGNMENT AND ORIENTATION FEATURES FOR A SEMICONDUCTOR PACKAGE
60
Patent #:
Issue Dt:
02/10/2009
Application #:
11059723
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
07/07/2005
Title:
MEMORY HAVING A VERTICAL TRANSISTOR
61
Patent #:
Issue Dt:
05/15/2007
Application #:
11059770
Filing Dt:
02/17/2005
Publication #:
Pub Dt:
08/17/2006
Title:
METHODS OF FORMING INTEGRATED CIRCUITRY
62
Patent #:
Issue Dt:
12/27/2005
Application #:
11061069
Filing Dt:
02/18/2005
Publication #:
Pub Dt:
07/28/2005
Title:
REFERENCE CURRENT GENERATOR, AND METHOD OF PROGRAMMING, ADJUSTING AND/OR OPERATING SAME
63
Patent #:
Issue Dt:
10/30/2007
Application #:
11062075
Filing Dt:
02/18/2005
Publication #:
Pub Dt:
07/07/2005
Title:
SYSTEM AND METHOD FOR OPTICALLY INTERCONNECTING MEMORY DEVICES
64
Patent #:
Issue Dt:
01/08/2008
Application #:
11062436
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
08/24/2006
Title:
SNSE-BASED LIMITED REPROGRAMMABLE CELL
65
Patent #:
Issue Dt:
10/10/2006
Application #:
11062661
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
06/30/2005
Title:
PRECONDITIONING GLOBAL BITLINES
66
Patent #:
Issue Dt:
01/29/2008
Application #:
11062768
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
09/15/2005
Title:
CONTROLLER FOR REFRESHING MEMORIES
67
Patent #:
Issue Dt:
10/20/2009
Application #:
11063090
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
08/25/2005
Title:
SECURE COMPACT FLASH
68
Patent #:
Issue Dt:
12/26/2006
Application #:
11063132
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
06/30/2005
Title:
HIGH PERMEABILITY LAYERED MAGNETIC FILMS TO REDUCE NOISE IN HIGH SPEED INTERCONNECTION
69
Patent #:
Issue Dt:
08/19/2008
Application #:
11063173
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
08/24/2006
Title:
DRAM TEMPERATURE MEASUREMENT SYSTEM
70
Patent #:
Issue Dt:
03/07/2006
Application #:
11063383
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
07/28/2005
Title:
CIRCUIT AND METHOD FOR REDUCING LEAKAGE CURRENT IN A ROW DRIVER CIRCUIT IN A FLASH MEMORY DURING A STANDBY MODE OF OPERATION
71
Patent #:
Issue Dt:
10/23/2007
Application #:
11063403
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
07/07/2005
Title:
STACKABLE CERAMIC FBGA FOR HIGH THERMAL APPLICATIONS
72
Patent #:
Issue Dt:
03/03/2009
Application #:
11063717
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
08/24/2006
Title:
ATOMIC LAYER DEPOSITION OF HF3N4/HFO2 FILMS AS GATE DIELECTRICS
73
Patent #:
Issue Dt:
12/11/2012
Application #:
11063825
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
08/24/2006
Title:
GERMANIUM-SILICON-CARBIDE FLOATING GATES IN MEMORIES
74
Patent #:
Issue Dt:
02/12/2008
Application #:
11063963
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
07/07/2005
Title:
I/O ARCHITECTURE FOR INTEGRATED CIRCUIT PACKAGE
75
Patent #:
Issue Dt:
04/17/2007
Application #:
11064107
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
09/07/2006
Title:
STACKED DEVICE PACKAGE FOR PERIPHERAL AND CENTER DEVICE PAD LAYOUT DEVICE
76
Patent #:
Issue Dt:
09/11/2007
Application #:
11064163
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
12/29/2005
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS COMPRISING CERIUM OXIDE AND TITANIUM OXIDE
77
Patent #:
Issue Dt:
02/06/2007
Application #:
11064344
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
08/24/2006
Title:
EDGE CONNECTOR INCLUDING INTERNAL LAYER CONTACT, PRINTED CIRCUIT BOARD AND ELECTRONIC MODULE INCORPORATING SAME
78
Patent #:
Issue Dt:
04/29/2008
Application #:
11065778
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
08/31/2006
Title:
EMBEDDED TRAP DIRECT TUNNEL NON-VOLATILE MEMORY
79
Patent #:
Issue Dt:
04/20/2010
Application #:
11066781
Filing Dt:
02/28/2005
Publication #:
Pub Dt:
08/31/2006
Title:
IMAGER ROW-WISE NOISE CORRECTION
80
Patent #:
Issue Dt:
07/17/2007
Application #:
11066900
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
09/14/2006
Title:
SCALABLE HIGH PERFORMANCE NON-VOLATILE MEMORY CELLS USING MULTI-MECHANISM CARRIER TRANSPORT
81
Patent #:
Issue Dt:
10/02/2007
Application #:
11066905
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
08/31/2006
Title:
LOW POWER MEMORY SUBSYSTEM WITH PROGRESSIVE NON-VOLATILITY
82
Patent #:
Issue Dt:
02/05/2008
Application #:
11067326
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
06/30/2005
Title:
LOOK-UP TABLE FOR USE WITH REDUNDANT MEMORY
83
Patent #:
Issue Dt:
11/21/2006
Application #:
11067345
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
09/15/2005
Title:
EEPROM MEMORY COMPRISING A NON-VOLATILE REGISTER INTEGRATED INTO THE MEMORY ARRAY THEREOF
84
Patent #:
Issue Dt:
11/22/2005
Application #:
11067355
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
06/30/2005
Title:
MEMORY REDUNDANCY WITH PROGRAMMABLE NON-VOLATILE CONTROL
85
Patent #:
Issue Dt:
06/17/2008
Application #:
11067356
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
06/30/2005
Title:
MEMORY REDUNDANCY WITH PROGRAMMABLE CONTROL
86
Patent #:
Issue Dt:
04/24/2007
Application #:
11067974
Filing Dt:
02/28/2005
Publication #:
Pub Dt:
02/02/2006
Title:
NON-VOLATILE PROGRAMMABLE FUSE APPARATUS IN A FLASH MEMORY WITH PAIRS OF SUPERCELLS PROGRAMMED IN A COMPLEMENTARY FASHION
87
Patent #:
Issue Dt:
05/29/2007
Application #:
11070213
Filing Dt:
03/03/2005
Publication #:
Pub Dt:
07/07/2005
Title:
REWRITE PREVENTION IN A VARIABLE RESISTANCE MEMORY
88
Patent #:
Issue Dt:
06/09/2009
Application #:
11070415
Filing Dt:
03/02/2005
Publication #:
Pub Dt:
08/04/2005
Title:
NOVEL HIGH-K DIELECTRIC MATERIALS AND PROCESSES FOR MANUFACTURING THEM
89
Patent #:
Issue Dt:
09/19/2006
Application #:
11071922
Filing Dt:
03/04/2005
Publication #:
Pub Dt:
08/18/2005
Title:
METHODS OF PROVIDING OHMIC CONTACT
90
Patent #:
Issue Dt:
06/09/2009
Application #:
11072159
Filing Dt:
03/04/2005
Publication #:
Pub Dt:
07/28/2005
Title:
WORD LINES FOR MEMORY CELLS
91
Patent #:
Issue Dt:
04/10/2007
Application #:
11072456
Filing Dt:
03/07/2005
Publication #:
Pub Dt:
09/07/2006
Title:
METHOD AND STRUCTURE TO REDUCE OPTICAL CROSSTALK IN A SOLID STATE IMAGER
92
Patent #:
Issue Dt:
03/31/2009
Application #:
11074106
Filing Dt:
03/07/2005
Publication #:
Pub Dt:
09/07/2006
Title:
ELECTRICALLY CONDUCTIVE LINE, METHOD OF FORMING AN ELECTRICALLY CONDUCTIVE LINE, AND METHOD OF REDUCING TITANIUM SILICIDE AGGLOMERATION IN FABRICATION OF TITANIUM SILICIDE OVER POLYSILICON TRANSISTOR GATE LINES
93
Patent #:
Issue Dt:
08/07/2007
Application #:
11074518
Filing Dt:
03/07/2005
Publication #:
Pub Dt:
09/07/2006
Title:
OPEN DIGIT LINE ARRAY ARCHITECTURE FOR A MEMORY ARRAY
94
Patent #:
Issue Dt:
11/04/2008
Application #:
11074563
Filing Dt:
03/08/2005
Publication #:
Pub Dt:
09/14/2006
Title:
LOW RESISTANCE PERIPHERAL CONTACTS WHILE MAINTAINING DRAM ARRAY INTEGRITY
95
Patent #:
Issue Dt:
11/04/2008
Application #:
11075770
Filing Dt:
03/09/2005
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD FOR FILLING ELECTRICALLY DIFFERENT FEATURES
96
Patent #:
Issue Dt:
08/14/2012
Application #:
11075771
Filing Dt:
03/09/2005
Publication #:
Pub Dt:
09/14/2006
Title:
FORMATION OF INSULATOR OXIDE FILMS WITH ACID OR BASE CATALYZED HYDROLYSIS OF ALKOXIDES IN SUPERCRITICAL CARBON DIOXIDE
97
Patent #:
Issue Dt:
01/30/2007
Application #:
11075967
Filing Dt:
03/09/2005
Publication #:
Pub Dt:
07/21/2005
Title:
SUPPORT RING FOR USE WITH A CONTACT PAD AND SEMICONDUCTOR DEVICE COMPONENTS INCLUDING THE SAME
98
Patent #:
Issue Dt:
02/19/2008
Application #:
11076497
Filing Dt:
03/08/2005
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD TO SIMULTANEOUSLY FORM BOTH FULLY SILICIDED AND PARTIALLY SILICIDED DUAL WORK FUNCTION TRANSISTOR GATES DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICES, AND SYSTEMS INCLUDING SAME
99
Patent #:
Issue Dt:
07/17/2007
Application #:
11076774
Filing Dt:
03/10/2005
Publication #:
Pub Dt:
09/14/2006
Title:
INTEGRATED CIRCUITS AND METHODS OF FORMING A FIELD EFFECT TRANSISTOR
100
Patent #:
Issue Dt:
01/29/2008
Application #:
11078537
Filing Dt:
03/10/2005
Publication #:
Pub Dt:
07/21/2005
Title:
ATOMIC LAYER DEPOSITION METHODS, AND METHODS OF FORMING MATERIALS OVER SEMICONDUCTOR SUBSTRATES
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 05:31 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT