|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
11601107
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
Memory block quality identification in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11601263
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
VARIABLE IMPEDENCE OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11601341
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD FOR CREATING ELECTRICALLY CONDUCTIVE ELEMENTS FOR SEMICONDUCTOR DEVICE STRUCTURES USING LASER ABLATION PROCESSES AND METHODS OF FABRICATING SEMICONDUCTOR DEVICE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11601368
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR SELECTIVELY LIMITING PEAK POWER CONSUMPTION DURING PROGRAMMING OR ERASE OF NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11601478
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
METHODS OF FORMING A FIELD EFFECT TRANSISTORS, PLURALITIES OF FIELD EFFECT TRANSISTORS, AND DRAM CIRCUITRY COMPRISING A PLURALITY OF INDIVIDUAL MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11601747
|
Filing Dt:
|
11/20/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY ELEMENT WITH THRESHOLD DEVICE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11602607
|
Filing Dt:
|
11/21/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
METAL PLATING USING SEED FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11602947
|
Filing Dt:
|
11/22/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11604744
|
Filing Dt:
|
11/28/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
REPAIRABLE BLOCK REDUNDANCY SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11604906
|
Filing Dt:
|
11/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
OUT OF ORDER DRAM SEQUENCER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11604907
|
Filing Dt:
|
11/28/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR A SHIFT REGISTER BASED INTERCONNECTION FOR A MASSIVELY PARALLEL PROCESSOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11604958
|
Filing Dt:
|
11/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11605103
|
Filing Dt:
|
11/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
ANTIBLOOMING IMAGING APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11605190
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
TRANSISTOR STRUCTURE WITH HIGH INPUT IMPEDANCE AND HIGH CURRENT CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11605209
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY IMPLEMENTED WITH LOW-VOLTAGES TRANSISTORS AND RELATED SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11606479
|
Filing Dt:
|
11/30/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
GETTERING USING VOIDS FORMED BY SURFACE TRANSFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
11606497
|
Filing Dt:
|
11/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
BALANCED SEMICONDUCTOR DEVICE PACKAGES INCLUDING LEAD FRAME WITH FLOATING LEADS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11606613
|
Filing Dt:
|
11/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHODS TO REDUCE THE CRITICAL DIMENSION OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11606757
|
Filing Dt:
|
11/30/2006
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
MEASURE-CONTROLLED CIRCUIT WITH FREQUENCY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11607614
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
FAST RESPONSE TIME, LOW POWER PHASE DETECTOR CIRCUITS, DEVICES AND SYSTEMS INCORPORATING THE SAME, AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11608281
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
ZIRCONIUM-DOPED TANTALUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11608286
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD OF FABRICATING AN APPARATUS HAVING A LANTHANUM-METAL OXIDE DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11608903
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
CONTROL OF A VARIABLE DELAY LINE USING LINE ENTRY POINT TO MODIFY LINE POWER SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11612588
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
LOW RESISTANCE PERIPHERAL CONTACTS WHILE MAINTAINING DRAM ARRAY INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11612798
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
TIMING SYNCHRONIZATION CIRCUIT WITH LOOP COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11613131
|
Filing Dt:
|
12/19/2006
|
Title:
|
LONG RETENTION TIME SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11614213
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHODS FOR MANUFACTURING MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
11614802
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
SILICIDED RECESSED SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11616164
|
Filing Dt:
|
12/26/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING ELECTRICAL INTERCONNECTION FATIGUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11616511
|
Filing Dt:
|
12/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING SIDEWALL SPACERS ON A MEMORY DEVICE, AND DEVICE COMPRISING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11617567
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND MICROELECTRONIC SUPPORT DEVICES, AND ASSOCIATED ASSEMBLIES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11619130
|
Filing Dt:
|
01/02/2007
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
SYSTEMS AND METHODS FOR PROCESSING MICROFEATURE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11619414
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
REGULATING VOLTAGES FOR REFRESH OPERATION USING FLASH TRIM BITS IN SEMICONDUCTOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11621401
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
SYSTEMS WITH A GATE DIELECTRIC HAVING MULTIPLE LANTHANIDE OXIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11622148
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SURROUND GATE ACCESS TRANSISTORS WITH GROWN ULTRA-THIN BODIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11622374
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD OF FORMING AN ISOLATION STRUCTURE THAT INCLUDES FORMING A SILICON LAYER AT A BASE OF THE RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11623657
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE AND METHOD FOR MANUFACTURING PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11624993
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11625130
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
DOUBLE-SIDED CONTAINER CAPACITORS USING A SACRIFICIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11625846
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SILICON RICH BARRIER LAYERS FOR INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
11626256
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
MAGNETIC TUNNELING JUNCTION ANTIFUSE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11626683
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11627067
|
Filing Dt:
|
01/25/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
METHOD OF MANUFACTURING A MULTILAYERED DOPED CONDUCTOR FOR A CONTACT IN AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11633211
|
Filing Dt:
|
12/04/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
TRENCH MEMORY STRUCTURES AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11633862
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
STARTUP CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11635708
|
Filing Dt:
|
12/07/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
MEMORY BLOCK REALLOCATION IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11635902
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH THROUGH INTERCONNECTS AND BACK SIDE REDISTRIBUTION CONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
11636192
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
Methods of Fabricating a Transistor Gate Including Cobalt Silicide
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11636382
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
METHOD FOR PROGRAMMING OF MEMORY CELLS, IN PARTICULAR OF THE FLASH TYPE, AND CORRESPONDING PROGRAMMING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11636612
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A THROUGH ELECTRODE WITH A LOW RESISTANCE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11636658
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
WELL FOR CMOS IMAGER AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11637298
|
Filing Dt:
|
12/12/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
METHODS OF FORMING BURIED BIT LINE DRAM CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11638223
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHODS OF FORMING DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11638321
|
Filing Dt:
|
12/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11638772
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
NANOCRYSTAL WRITE ONCE READ ONLY MEMORY FOR ARCHIVAL STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11638971
|
Filing Dt:
|
12/13/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
MULTIPLE SEGMENT DATA OBJECT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11639218
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11639452
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
INPUT BUFFER AND METHOD WITH AC POSITIVE FEEDBACK, AND A MEMORY DEVICE AND COMPUTER SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
11639659
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
Polishing liquids for activating and/or conditioning fixed abrasive polishing pads, and associated systems and methods
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11639771
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS, METHODS OF FORMING CONTACT PADS, AND METHODS OF FORMING ELECTRICAL CONNECTIONS BETWEEN METAL-CONTAINING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
11640701
|
Filing Dt:
|
12/18/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
Field emission devices and methods for making the same
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11641586
|
Filing Dt:
|
12/18/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
EXTERNAL CLOCK TRACKING PIPELINED LATCH SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11642038
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
FILTERED REGISTER ARCHITECTURE TO GENERATE ACTUATOR SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11642346
|
Filing Dt:
|
12/20/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
EDGE CONNECTOR INCLUDING INTERNAL LAYER CONTACT, PRINTED CIRCUIT BOARD AND ELECTRONIC MODULE INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11642810
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
CAPACITOR SUPPORTED PRECHARGING OF MEMORY DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11643689
|
Filing Dt:
|
12/22/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
POWER CIRCUITS FOR REDUCING A NUMBER OF POWER SUPPLY VOLTAGE TAPS REQUIRED FOR SENSING A RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11644642
|
Filing Dt:
|
12/22/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
APPARATUS AND METHOD FOR IMPROVING DYNAMIC REFRESH IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11646658
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11646735
|
Filing Dt:
|
12/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
ARRAY SENSE AMPLIFIERS, MEMORY DEVICES AND SYSTEMS INCLUDING SAME, AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11646787
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
ELECTRON BEAM LITHOGRAPHY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11646815
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11647072
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SEMICONDUCTOR COMPONENTS HAVING THROUGH INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11648200
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
MEMORY TRANSISTOR AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
11648272
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD OF REMOVING SILICON FROM A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11648541
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
CIRCUIT PATTERN EXPOSURE METHOD AND MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11648838
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
PROCESS FOR DIGGING A DEEP TRENCH IN A SEMICONDUCTOR BODY AND SEMICONDUCTOR BODY SO OBTAINED
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11649434
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
PHASE INTERPOLATION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11649435
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
PHASE INTERPOLATION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11649777
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
ACTIVE PHOTOSENSITIVE STRUCTURE WITH BURIED DEPLETION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11649945
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11650101
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR VARIABLE MEMORY CELL REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
11650218
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
BUFFER CONTROL SYSTEM AND METHOD FOR A MEMORY SYSTEM HAVING OUTSTANDING READ AND WRITE REQUEST BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11651159
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
EPITAXIAL SEMICONDUCTOR LAYER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11651517
|
Filing Dt:
|
01/10/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
STACKED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11651687
|
Filing Dt:
|
01/10/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SENSE AMPLIFIER FOR A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11651777
|
Filing Dt:
|
01/10/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
SCRATCH CONTROL MEMORY ARRAY IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11652219
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
NROM FLASH MEMORY WITH SELF-ALIGNED STRUCTURAL CHARGE SEPARATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11652241
|
Filing Dt:
|
01/10/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
SINGLE SEGMENT DATA OBJECT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11652817
|
Filing Dt:
|
01/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
WORD LINE DRIVERS HAVING A LOW PASS FILTER CIRCUIT IN NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11652863
|
Filing Dt:
|
01/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF RECESSING MATERIALS WITHIN OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11652993
|
Filing Dt:
|
01/12/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE WITH A CIRCUIT ELEMENT FORMED ON AN ACTIVE REGION HAVING ROUNDED CORNERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11653590
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
DEVICE AND METHOD FOR USING DYNAMIC CELL PLATE SENSING IN A DRAM MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11653860
|
Filing Dt:
|
01/17/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
ACTIVE PHOTOSENSITIVE STRUCTURE WITH BURIED DEPLETION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11653883
|
Filing Dt:
|
01/17/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
CHALCOGENIDE GLASS CONSTANT CURRENT DEVICE, AND ITS METHOD OF FABRICATION AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
11654290
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHODS OF DIRECTLY ACCESSING A MASS STORAGE DATA DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11655227
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A MODIFIED DIELECTRIC FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11656125
|
Filing Dt:
|
01/22/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
MEMORY HAVING A VERTICAL ACCESS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11656442
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM PROVIDING HOLOGRAPHIC LAYER AS MICRO-LENS AND COLOR FILTER ARRAY IN AN IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11656577
|
Filing Dt:
|
01/22/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
DEFECTIVE MEMORY BLOCK REMAPPING METHOD AND SYSTEM, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11656602
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
ONE TRANSISTOR SOI NON-VOLATILE RANDOM ACCESS MEMORY CELL
|
|