skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/21/2009
Application #:
11784346
Filing Dt:
04/06/2007
Publication #:
Pub Dt:
08/30/2007
Title:
INTEGRATED CIRCUIT LOAD BOARD AND METHOD HAVING ON-BOARD TEST CIRCUIT
2
Patent #:
Issue Dt:
01/11/2011
Application #:
11785535
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
10/25/2007
Title:
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
3
Patent #:
Issue Dt:
03/03/2009
Application #:
11786219
Filing Dt:
04/11/2007
Publication #:
Pub Dt:
08/16/2007
Title:
STUD ELECTRODE AND PROCESS FOR MAKING SAME
4
Patent #:
Issue Dt:
02/12/2013
Application #:
11786306
Filing Dt:
04/11/2007
Publication #:
Pub Dt:
10/16/2008
Title:
METHODS FOR REMOVING PHOTORESIST DEFECTS AND A METHOD FOR PROCESSING A SEMICONDUCTOR DEVICE STRUCTURE
5
Patent #:
Issue Dt:
07/21/2009
Application #:
11786338
Filing Dt:
04/10/2007
Publication #:
Pub Dt:
10/16/2008
Title:
HIGH SLEW RATE AMPLIFIER, ANALOG-TO DIGITAL CONVERTER USING SAME, CMOS IMAGER USING THE ANALOG-TO-DIGITAL CONVERTER AND RELATED METHODS
6
Patent #:
Issue Dt:
04/22/2008
Application #:
11786551
Filing Dt:
04/11/2007
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD AND APPARATUS FOR SYNCHRONIZING DATA FROM MEMORY ARRAYS
7
Patent #:
Issue Dt:
08/03/2010
Application #:
11786609
Filing Dt:
04/12/2007
Publication #:
Pub Dt:
10/16/2008
Title:
SEMICONDUCTOR FABRICATION METHOD AND SYSTEM
8
Patent #:
Issue Dt:
05/27/2014
Application #:
11786610
Filing Dt:
04/12/2007
Publication #:
Pub Dt:
10/16/2008
Title:
System in package (SIP) with dual laminate interposers
9
Patent #:
Issue Dt:
11/02/2010
Application #:
11787079
Filing Dt:
04/12/2007
Publication #:
Pub Dt:
08/23/2007
Title:
ARRAY OF CAPACITORS WITH ELECTRICALLY INSULATIVE RINGS
10
Patent #:
Issue Dt:
09/06/2011
Application #:
11787101
Filing Dt:
04/13/2007
Publication #:
Pub Dt:
12/06/2007
Title:
OPTIMIZED FLASH MEMORY ACCESS METHOD AND DEVICE
11
Patent #:
Issue Dt:
10/20/2009
Application #:
11787718
Filing Dt:
04/17/2007
Publication #:
Pub Dt:
10/18/2007
Title:
SEMICONDUCTOR MEMORY ARRAY ARCHITECTURE WITH GROUPED MEMORY CELLS, AND METHOD OF CONTROLLING SAME
12
Patent #:
Issue Dt:
06/14/2011
Application #:
11787928
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
10/23/2008
Title:
METHODS OF PATTERNING A SUBSTRATE
13
Patent #:
Issue Dt:
09/28/2010
Application #:
11788442
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
10/23/2008
Title:
PERIODIC SIGNAL SYNCHRONIZATION APPARATUS, SYSTEMS, AND METHODS
14
Patent #:
Issue Dt:
05/18/2010
Application #:
11789367
Filing Dt:
04/23/2007
Publication #:
Pub Dt:
10/23/2008
Title:
JTAG CONTROLLED SELF-REPAIR AFTER PACKAGING
15
Patent #:
Issue Dt:
12/23/2008
Application #:
11789663
Filing Dt:
04/24/2007
Publication #:
Pub Dt:
08/23/2007
Title:
APPARATUS AND METHOD FOR DYNAMICALLY REPAIRING A SEMICONDUCTOR MEMORY
16
Patent #:
Issue Dt:
09/09/2008
Application #:
11789725
Filing Dt:
04/25/2007
Publication #:
Pub Dt:
12/13/2007
Title:
DEFECTIVE BLOCK HANDLING IN A FLASH MEMORY DEVICE
17
Patent #:
Issue Dt:
04/27/2010
Application #:
11790200
Filing Dt:
04/24/2007
Publication #:
Pub Dt:
11/01/2007
Title:
SEMICONDUCTOR MEMORY DEVICE COMPRISING MEMORY ELEMENT PROGRAMMING CIRCUITS HAVING DIFFERENT PROGRAMMING THRESHOLD POWER SUPPLY VOLTAGES
18
Patent #:
Issue Dt:
09/06/2011
Application #:
11790996
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
11/01/2007
Title:
SEMICONDUCTOR DEVICE HAVING A CIRCULAR-ARC PROFILE ON A SILICON SURFACE
19
Patent #:
Issue Dt:
04/12/2011
Application #:
11795357
Filing Dt:
07/12/2007
Publication #:
Pub Dt:
05/27/2010
Title:
WORD LINE VOLTAGE BOOST SYSTEM AND METHOD FOR NON-VOLATILE MEMORY DEVICES AND MEMORY DEVICES AND PROCESSOR-BASED SYSTEM USING SAME
20
Patent #:
Issue Dt:
08/02/2016
Application #:
11795358
Filing Dt:
07/12/2007
Publication #:
Pub Dt:
06/03/2010
Title:
Memory Area Protection System and Methods
21
Patent #:
Issue Dt:
11/16/2010
Application #:
11796289
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
10/30/2008
Title:
CAPACITORS AND METHODS WITH PRASEODYMIUM OXIDE INSULATORS
22
Patent #:
Issue Dt:
04/26/2011
Application #:
11796935
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
11/08/2007
Title:
SEMICONDUCTOR MEMORY CELL AND ARRAY USING PUNCH-THROUGH TO PROGRAM AND READ SAME
23
Patent #:
Issue Dt:
11/30/2010
Application #:
11797194
Filing Dt:
05/01/2007
Publication #:
Pub Dt:
08/30/2007
Title:
BURIED CONDUCTOR FOR IMAGERS
24
Patent #:
Issue Dt:
05/18/2010
Application #:
11797872
Filing Dt:
05/08/2007
Publication #:
Pub Dt:
11/13/2008
Title:
INVERTED VARIABLE RESISTANCE MEMORY CELL AND METHOD OF MAKING THE SAME
25
Patent #:
Issue Dt:
12/13/2011
Application #:
11798282
Filing Dt:
05/11/2007
Publication #:
Pub Dt:
11/13/2008
Title:
METHODS, APPARATUSES AND SYSTEMS FOR PIECEWISE GENERATION OF PIXEL CORRECTION VALUES FOR IMAGE PROCESSING
26
Patent #:
Issue Dt:
08/02/2011
Application #:
11798459
Filing Dt:
05/14/2007
Publication #:
Pub Dt:
11/20/2008
Title:
VARIABLE RESISTANCE MEMORY DEVICE HAVING REDUCED BOTTOM CONTACT AREA AND METHOD OF FORMING THE SAME
27
Patent #:
Issue Dt:
02/10/2009
Application #:
11798524
Filing Dt:
05/15/2007
Publication #:
Pub Dt:
11/22/2007
Title:
POLISHING DEVICE
28
Patent #:
Issue Dt:
11/18/2008
Application #:
11798809
Filing Dt:
05/17/2007
Publication #:
Pub Dt:
11/22/2007
Title:
PROBE CARD
29
Patent #:
Issue Dt:
01/04/2011
Application #:
11799657
Filing Dt:
05/02/2007
Publication #:
Pub Dt:
11/06/2008
Title:
EXPANDED PROGRAMMING WINDOW FOR NON-VOLATILE MULTILEVEL MEMORY CELLS
30
Patent #:
Issue Dt:
08/18/2009
Application #:
11799658
Filing Dt:
05/02/2007
Publication #:
Pub Dt:
11/06/2008
Title:
NON-VOLATILE MULTILEVEL MEMORY CELLS WITH DATA READ OF REFERENCE CELLS
31
Patent #:
Issue Dt:
02/02/2010
Application #:
11800002
Filing Dt:
05/03/2007
Publication #:
Pub Dt:
11/06/2008
Title:
NAND STEP UP VOLTAGE SWITCHING METHOD
32
Patent #:
Issue Dt:
06/29/2010
Application #:
11800459
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
11/06/2008
Title:
CLASS AB AMPLIFIER AND IMAGERS AND SYSTEMS USING SAME
33
Patent #:
Issue Dt:
03/16/2010
Application #:
11800472
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
11/06/2008
Title:
CIRCUIT AND METHOD FOR INTERCONNECTING STACKED INTEGRATED CIRCUIT DIES
34
Patent #:
Issue Dt:
05/17/2016
Application #:
11800520
Filing Dt:
05/04/2007
Title:
Method and apparatus for enabling a timing synchronization circuit
35
Patent #:
Issue Dt:
05/17/2011
Application #:
11800974
Filing Dt:
05/08/2007
Publication #:
Pub Dt:
11/29/2007
Title:
NON-VOLATILE MEMORY CONTROL
36
Patent #:
Issue Dt:
08/28/2012
Application #:
11803261
Filing Dt:
05/14/2007
Publication #:
Pub Dt:
11/20/2008
Title:
ZINC-TIN OXIDE THIN-FILM TRANSISTORS
37
Patent #:
Issue Dt:
04/20/2010
Application #:
11803862
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
11/20/2008
Title:
MEMORY MODULE HAVING A COVER PIVOTALLY COUPLED THERETO
38
Patent #:
Issue Dt:
03/03/2009
Application #:
11804098
Filing Dt:
05/17/2007
Publication #:
Pub Dt:
11/22/2007
Title:
INTEGRATED CIRCUIT HAVING MEMORY ARRAY INCLUDING ROW REDUNDANCY, AND METHOD OF PROGRAMMING, CONTROLLING AND/OR OPERATING SAME
39
Patent #:
Issue Dt:
01/12/2010
Application #:
11804176
Filing Dt:
05/16/2007
Publication #:
Pub Dt:
11/20/2008
Title:
ON-DIE SYSTEM AND METHOD FOR CONTROLLING TERMINATION IMPEDANCE OF MEMORY DEVICE DATA BUS TERMINALS
40
Patent #:
Issue Dt:
11/03/2009
Application #:
11805092
Filing Dt:
05/21/2007
Publication #:
Pub Dt:
11/27/2008
Title:
METHODS, CIRCUITS, AND SYSTEMS TO SELECT MEMORY REGIONS
41
Patent #:
Issue Dt:
04/13/2010
Application #:
11805102
Filing Dt:
05/21/2007
Publication #:
Pub Dt:
11/27/2008
Title:
SEMICONDUCTOR DEVICE HAVING REDUCED SUB-THRESHOLD LEAKAGE
42
Patent #:
Issue Dt:
12/28/2010
Application #:
11806515
Filing Dt:
05/31/2007
Publication #:
Pub Dt:
12/04/2008
Title:
PHASE CHANGE MEMORY STRUCTURE WITH MULTIPLE RESISTANCE STATES AND METHODS OF PROGRAMMING AND SENSING SAME
43
Patent #:
Issue Dt:
04/07/2009
Application #:
11807272
Filing Dt:
05/24/2007
Publication #:
Pub Dt:
11/27/2008
Title:
MEMORY ARCHITECTURE HAVING LOCAL COLUMN SELECT LINES
44
Patent #:
Issue Dt:
08/18/2009
Application #:
11808163
Filing Dt:
06/07/2007
Publication #:
Pub Dt:
12/27/2007
Title:
SEMICONDUCTOR DEVICE AND MANUFACTURE METHOD THEREOF
45
Patent #:
Issue Dt:
04/20/2010
Application #:
11809180
Filing Dt:
05/31/2007
Publication #:
Pub Dt:
12/04/2008
Title:
NON-VOLATILE MEMORY CELL HEALING
46
Patent #:
Issue Dt:
02/05/2013
Application #:
11810004
Filing Dt:
06/04/2007
Publication #:
Pub Dt:
12/04/2008
Title:
HIGH-K DIELECTRICS WITH GOLD NANO-PARTICLES
47
Patent #:
Issue Dt:
11/18/2008
Application #:
11810725
Filing Dt:
06/07/2007
Publication #:
Pub Dt:
02/07/2008
Title:
PROGRAM METHOD WITH OPTIMIZED VOLTAGE LEVEL FOR FLASH MEMORY
48
Patent #:
Issue Dt:
11/11/2008
Application #:
11811394
Filing Dt:
06/08/2007
Publication #:
Pub Dt:
10/25/2007
Title:
READING CIRCUIT AND METHOD FOR A NONVOLATILE MEMORY DEVICE
49
Patent #:
Issue Dt:
06/10/2008
Application #:
11811493
Filing Dt:
06/11/2007
Publication #:
Pub Dt:
10/18/2007
Title:
RANDOM ACCESS INTERFACE IN A SERIAL MEMORY DEVICE
50
Patent #:
Issue Dt:
02/23/2010
Application #:
11811502
Filing Dt:
06/11/2007
Publication #:
Pub Dt:
10/18/2007
Title:
HIGH DENSITY MEMORY ARRAY HAVING INCREASED CHANNEL WIDTHS
51
Patent #:
Issue Dt:
02/22/2011
Application #:
11811609
Filing Dt:
06/11/2007
Publication #:
Pub Dt:
10/18/2007
Title:
FLASH MEMORY DEVICE HAVING A GRADED COMPOSITION, HIGH DIELECTRIC CONSTANT GATE INSULATOR
52
Patent #:
Issue Dt:
02/18/2014
Application #:
11811702
Filing Dt:
06/12/2007
Publication #:
Pub Dt:
12/18/2008
Title:
Memory devices with isolation structures
53
Patent #:
Issue Dt:
04/07/2009
Application #:
11811980
Filing Dt:
06/12/2007
Publication #:
Pub Dt:
12/18/2008
Title:
HIGH ACCURACY CURRENT MODE DUTY CYCLE AND PHASE PLACEMENT SAMPLING CIRCUIT
54
Patent #:
Issue Dt:
12/18/2012
Application #:
11812004
Filing Dt:
06/14/2007
Publication #:
Pub Dt:
12/18/2008
Title:
CIRCUIT, BIASING SCHEME AND FABRICATION METHOD FOR DIODE ACCESSED CROSS-POINT RESISTIVE MEMORY ARRAY
55
Patent #:
Issue Dt:
04/05/2011
Application #:
11812752
Filing Dt:
06/21/2007
Publication #:
Pub Dt:
01/10/2008
Title:
SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
56
Patent #:
Issue Dt:
08/18/2009
Application #:
11812863
Filing Dt:
06/22/2007
Publication #:
Pub Dt:
01/10/2008
Title:
SEMICONDUCTOR MEMORY DEVICE
57
Patent #:
Issue Dt:
02/09/2010
Application #:
11815084
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
06/26/2008
Title:
SEMICONDUCTOR DEVICE HAVING IMPROVED WIRING
58
Patent #:
Issue Dt:
05/03/2011
Application #:
11818683
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
COARSE AND FINE PROGRAMMING IN A SOLID STATE MEMORY
59
Patent #:
Issue Dt:
07/26/2011
Application #:
11818686
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
PROGRAMMING OF A SOLID STATE MEMORY UTILIZING ANALOG COMMUNICATION OF BIT PATTERNS
60
Patent #:
Issue Dt:
11/29/2011
Application #:
11818982
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
REFERENCE CURRENT SOURCES
61
Patent #:
Issue Dt:
06/28/2011
Application #:
11818983
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
MEMORY WITH CORRELATED RESISTANCE
62
Patent #:
Issue Dt:
06/08/2010
Application #:
11818995
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
QUANTIZING CIRCUITS WITH VARIABLE REFERENCE SIGNALS
63
Patent #:
Issue Dt:
09/15/2015
Application #:
11818996
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
COMPARATORS FOR DELTA-SIGMA MODULATORS
64
Patent #:
Issue Dt:
10/19/2010
Application #:
11818998
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
INTEGRATORS FOR DELTA-SIGMA MODULATORS
65
Patent #:
Issue Dt:
02/23/2010
Application #:
11818999
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
QUANTIZING CIRCUITS FOR SEMICONDUCTOR DEVICES
66
Patent #:
Issue Dt:
02/14/2012
Application #:
11819000
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
ERROR DETECTION FOR MULTI-BIT MEMORY
67
Patent #:
Issue Dt:
08/03/2010
Application #:
11820007
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
DIGITAL FILTERS FOR SEMICONDUCTOR DEVICES
68
Patent #:
Issue Dt:
05/26/2009
Application #:
11820011
Filing Dt:
06/15/2007
Publication #:
Pub Dt:
12/18/2008
Title:
QUANTIZING CIRCUITS WITH VARIABLE PARAMETERS
69
Patent #:
Issue Dt:
07/28/2009
Application #:
11820922
Filing Dt:
06/19/2007
Publication #:
Pub Dt:
12/25/2008
Title:
METHOD AND SYSTEM FOR PROGRAMMING NON-VOLATILE MEMORY CELLS BASED ON PROGRAMMING OF PROXIMATE MEMORY CELLS
70
Patent #:
Issue Dt:
12/15/2009
Application #:
11821462
Filing Dt:
06/21/2007
Publication #:
Pub Dt:
12/25/2008
Title:
MEMORY IN LOGIC CELL
71
Patent #:
Issue Dt:
11/29/2011
Application #:
11821469
Filing Dt:
06/22/2007
Publication #:
Pub Dt:
12/27/2007
Title:
INTEGRATED CIRCUIT HAVING MEMORY ARRAY INCLUDING ECC AND COLUMN REDUNDANCY AND METHOD OF OPERATING THE SAME
72
Patent #:
Issue Dt:
06/30/2009
Application #:
11821627
Filing Dt:
06/25/2007
Publication #:
Pub Dt:
10/25/2007
Title:
SCALABLE HIGH PERFORMANCE NON-VOLATILE MEMORY CELLS USING MULTI-MECHANISM CARRIER TRANSPORT
73
Patent #:
Issue Dt:
06/02/2009
Application #:
11821848
Filing Dt:
06/26/2007
Publication #:
Pub Dt:
01/17/2008
Title:
INTEGRATED CIRCUIT INCLUDING MEMORY ARRAY HAVING A SEGMENTED BIT LINE ARCHITECTURE AND METHOD OF CONTROLLING AND/OR OPERATING SAME
74
Patent #:
Issue Dt:
11/17/2009
Application #:
11821914
Filing Dt:
06/26/2007
Publication #:
Pub Dt:
01/01/2009
Title:
PROGRAM-VERIFY METHOD WITH DIFFERENT READ AND VERIFY PASS-THROUGH VOLTAGES
75
Patent #:
Issue Dt:
01/25/2011
Application #:
11822265
Filing Dt:
07/03/2007
Publication #:
Pub Dt:
01/17/2008
Title:
SEMICONDUCTOR DEVICE
76
Patent #:
Issue Dt:
10/19/2010
Application #:
11822458
Filing Dt:
07/06/2007
Publication #:
Pub Dt:
01/17/2008
Title:
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING TRENCH-GATE TRANSISTOR
77
Patent #:
Issue Dt:
11/24/2009
Application #:
11823262
Filing Dt:
06/27/2007
Publication #:
Pub Dt:
01/01/2009
Title:
METHOD FOR BUS WIDTH NEGOTIATION OF DATA STORAGE DEVICES
78
Patent #:
Issue Dt:
03/22/2011
Application #:
11823518
Filing Dt:
06/28/2007
Publication #:
Pub Dt:
01/01/2009
Title:
HIGH DENSITY NOR FLASH ARRAY ARCHITECTURE
79
Patent #:
Issue Dt:
06/30/2009
Application #:
11823547
Filing Dt:
06/28/2007
Publication #:
Pub Dt:
01/01/2009
Title:
SELECT GATE TRANSISTORS AND METHODS OF OPERATING THE SAME
80
Patent #:
Issue Dt:
04/28/2009
Application #:
11823587
Filing Dt:
06/28/2007
Publication #:
Pub Dt:
12/13/2007
Title:
LOW VOLTAGE CMOS DIFFERENTIAL AMPLIFIER
81
Patent #:
Issue Dt:
02/21/2012
Application #:
11823658
Filing Dt:
06/28/2007
Publication #:
Pub Dt:
01/01/2009
Title:
COBALT-DOPED INDIUM-TIN OXIDE FILMS AND METHODS
82
Patent #:
Issue Dt:
07/20/2010
Application #:
11823727
Filing Dt:
06/28/2007
Publication #:
Pub Dt:
01/01/2009
Title:
METHOD OF FORMING LUTETIUM AND LANTHANUM DIELECTRIC STRUCTURES
83
Patent #:
Issue Dt:
11/03/2009
Application #:
11824075
Filing Dt:
06/29/2007
Publication #:
Pub Dt:
01/01/2009
Title:
SYSTEM AND METHOD FOR CONDITIONING DIFFERENTIAL CLOCK SIGNALS AND INTEGRATED CIRCUIT LOAD BOARD USING SAME
84
Patent #:
Issue Dt:
09/29/2009
Application #:
11824082
Filing Dt:
06/29/2007
Publication #:
Pub Dt:
01/01/2009
Title:
MEMORY DEVICE BIT LINE SENSING SYSTEM AND METHOD THAT COMPENSATES FOR BIT LINE RESISTANCE VARIATIONS
85
Patent #:
Issue Dt:
04/15/2008
Application #:
11824937
Filing Dt:
07/03/2007
Publication #:
Pub Dt:
11/01/2007
Title:
MEMORY CELL REPAIR USING FUSE PROGRAMMING METHOD IN A MEMORY DEVICE
86
Patent #:
Issue Dt:
05/25/2010
Application #:
11825335
Filing Dt:
07/06/2007
Publication #:
Pub Dt:
01/10/2008
Title:
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING A CROWN-TYPE CAPACITOR
87
Patent #:
Issue Dt:
05/25/2010
Application #:
11826870
Filing Dt:
07/19/2007
Publication #:
Pub Dt:
02/28/2008
Title:
SEMICONDUCTOR MEMORY DEVICE AND FABRICATION METHOD THEREOF
88
Patent #:
Issue Dt:
11/24/2009
Application #:
11827541
Filing Dt:
07/11/2007
Publication #:
Pub Dt:
01/15/2009
Title:
SYSTEM AND METHOD FOR INITIALIZING A MEMORY SYSTEM, AND MEMORY DEVICE AND PROCESSOR-BASED SYSTEM USING SAME
89
Patent #:
Issue Dt:
06/01/2010
Application #:
11827857
Filing Dt:
07/13/2007
Publication #:
Pub Dt:
11/08/2007
Title:
FORMING INTEGRATED CIRCUIT DEVICES
90
Patent #:
Issue Dt:
03/25/2014
Application #:
11828092
Filing Dt:
07/25/2007
Publication #:
Pub Dt:
01/29/2009
Title:
METHOD AND APPARATUS PROVIDING MULTI-PLANED ARRAY MEMORY DEVICE
91
Patent #:
Issue Dt:
12/15/2009
Application #:
11828197
Filing Dt:
07/25/2007
Publication #:
Pub Dt:
01/29/2009
Title:
CURRENT MODE MEMORY APPARATUS, SYSTEMS, AND METHODS
92
Patent #:
Issue Dt:
07/07/2009
Application #:
11829527
Filing Dt:
07/27/2007
Publication #:
Pub Dt:
01/31/2008
Title:
ADDRESS COUNTER FOR NONVOLATILE MEMORY DEVICE
93
Patent #:
Issue Dt:
11/02/2010
Application #:
11829618
Filing Dt:
07/27/2007
Publication #:
Pub Dt:
01/24/2008
Title:
MEMORY CELL WITH BURIED DIGIT LINE
94
Patent #:
Issue Dt:
08/20/2013
Application #:
11830059
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
11/15/2007
Title:
HIGHLY SELECTIVE DOPED OXIDE ETCHANT
95
Patent #:
Issue Dt:
02/08/2011
Application #:
11830377
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
11/15/2007
Title:
SUPER HIGH DENSITY MODULE WITH INTEGRATED WAFER LEVEL PACKAGES
96
Patent #:
Issue Dt:
03/17/2015
Application #:
11830449
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
02/05/2009
Title:
METHODS FOR DEVICE FABRICATION USING PITCH REDUCTION
97
Patent #:
Issue Dt:
09/27/2011
Application #:
11830495
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
02/05/2009
Title:
DEVICES, METHODS, AND APPARATUSES FOR DETECTION, SENSING, AND REPORTING FUNCTIONALITY FOR SEMICONDUCTOR MEMORY
98
Patent #:
Issue Dt:
04/06/2010
Application #:
11830531
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
02/05/2009
Title:
METHOD, SYSTEM, AND APPARATUS FOR VOLTAGE SENSING AND REPORTING
99
Patent #:
Issue Dt:
10/22/2013
Application #:
11831012
Filing Dt:
07/31/2007
Publication #:
Pub Dt:
02/05/2009
Title:
PROCESS OF SEMICONDUCTOR FABRICATION WITH MASK OVERLAY ON PITCH MULTIPLIED FEATURES AND ASSOCIATED STRUCTURES
100
Patent #:
Issue Dt:
06/05/2012
Application #:
11831247
Filing Dt:
07/31/2007
Publication #:
Pub Dt:
02/05/2009
Title:
SEMICONDUCTOR DEVICES INCLUDING A THROUGH-SUBSTRATE CONDUCTIVE MEMBER WITH AN EXPOSED END AND METHODS OF MANUFACTURING SUCH SEMICONDUCTOR DEVICES
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/15/2024 05:57 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT