skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051334/0633   Pages: 6
Recorded: 12/19/2019
Attorney Dkt #:LFMS SECURITY RELEASE
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 17
1
Patent #:
Issue Dt:
02/05/2002
Application #:
09795849
Filing Dt:
02/28/2001
Title:
Data retention characteristics as a result of high temperature bake
2
Patent #:
Issue Dt:
10/04/2005
Application #:
09855868
Filing Dt:
05/14/2001
Title:
PROTECTING ACCESS TO MICROCONTROLLER MEMORY BLOCKS
3
Patent #:
Issue Dt:
11/04/2003
Application #:
09973743
Filing Dt:
10/11/2001
Publication #:
Pub Dt:
08/08/2002
Title:
SEMICONDUCTOR MEMORY CAPABLE OF BEING DRIVEN AT LOW VOLTAGE AND ITS MANUFACTURE METHOD
4
Patent #:
Issue Dt:
03/04/2003
Application #:
10050257
Filing Dt:
01/16/2002
Title:
SOURCE SIDE SENSING SCHEME FOR VIRTUAL GROUND READ OF FLASH EPROM ARRAY WITH ADJACENT BIT PRECHARGE
5
Patent #:
Issue Dt:
05/20/2003
Application #:
10050483
Filing Dt:
01/16/2002
Title:
CHARGE INJECTION
6
Patent #:
Issue Dt:
09/16/2003
Application #:
10136033
Filing Dt:
04/29/2002
Title:
SYSTEM FOR PROGRAMMING A FLASH MEMORY DEVICE
7
Patent #:
Issue Dt:
07/27/2004
Application #:
10259761
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
06/12/2003
Title:
NONVOLATILE SEMICONDUCTOR MEMORY AND METHOD FOR CONTROLLING PROGRAMMING VOLTAGE OF NONVOLATILE SEMICONDUCTOR MEMORY
8
Patent #:
Issue Dt:
05/11/2004
Application #:
10357879
Filing Dt:
02/04/2003
Title:
METHOD OF IMPROVING DYNAMIC REFERENCE TRACKING FOR FLASH MEMORY UNIT
9
Patent #:
Issue Dt:
08/09/2005
Application #:
10649994
Filing Dt:
08/28/2003
Publication #:
Pub Dt:
03/11/2004
Title:
SEMICONDUCTOR MEMORY CAPABLE OF BEING DRIVEN AT LOW VOLTAGE AND ITS MANUFACTURE METHOD
10
Patent #:
Issue Dt:
10/31/2006
Application #:
11034642
Filing Dt:
01/13/2005
Publication #:
Pub Dt:
07/13/2006
Title:
MULTI-LEVEL ONO FLASH PROGRAM ALGORITHM FOR THRESHOLD WIDTH CONTROL
11
Patent #:
Issue Dt:
03/27/2007
Application #:
11229530
Filing Dt:
09/20/2005
Title:
CHARGE SHARING TECHNIQUE DURING FLASH MEMORY PROGRAMMING
12
Patent #:
Issue Dt:
05/17/2011
Application #:
11444216
Filing Dt:
05/30/2006
Publication #:
Pub Dt:
12/14/2006
Title:
SEMICONDUCTOR DEVICE HAVING LAMINATED ELECTRONIC CONDUCTOR ON BIT LINE
13
Patent #:
Issue Dt:
03/29/2011
Application #:
11493468
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
01/25/2007
Title:
FABRICATION AND METHOD OF OPERATION OF MULTI-LEVEL MEMORY CELL ON SOI SUBSTRATE
14
Patent #:
Issue Dt:
08/23/2011
Application #:
12195324
Filing Dt:
08/20/2008
Publication #:
Pub Dt:
08/20/2009
Title:
SEPERATION METHODS FOR SEMICONDUCTOR CHARGE ACCUMULATION LAYERS AND STRUCTURES THEREOF
15
Patent #:
Issue Dt:
02/05/2013
Application #:
13026075
Filing Dt:
02/11/2011
Publication #:
Pub Dt:
06/16/2011
Title:
SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREFOR
16
Patent #:
Issue Dt:
10/02/2012
Application #:
13081777
Filing Dt:
04/07/2011
Publication #:
Pub Dt:
07/28/2011
Title:
FABRICATION METHOD FOR SEMICONDUCTOR DEVICE HAVING LAMINATED ELECTRONIC CONDUCTOR ON BIT LINE
17
Patent #:
Issue Dt:
11/27/2012
Application #:
13156122
Filing Dt:
06/08/2011
Publication #:
Pub Dt:
09/29/2011
Title:
METHOD TO SEPERATE STORAGE REGIONS IN THE MIRROR BIT DEVICE
Assignor
1
Exec Dt:
12/06/2019
Assignee
1
198 CHAMPION COURT
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
CYPRESS SEMICONDUCTOR CORPORATION
198 CHAMPION COURT
SAN JOSE, CA 95134

Search Results as of: 05/03/2024 06:12 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT