skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051353/0220   Pages: 4
Recorded: 12/23/2019
Attorney Dkt #:2026-016
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
03/01/2022
Application #:
16722082
Filing Dt:
12/20/2019
Publication #:
Pub Dt:
07/30/2020
Title:
FPGA COPROCESSOR WITH SPARSITY AND DENSITY MODULES FOR EXECUTION OF LOW AND HIGH PARALLELISM PORTIONS OF GRAPH TRAVERSALS
Assignors
1
Exec Dt:
06/20/2019
2
Exec Dt:
06/20/2019
3
Exec Dt:
06/20/2019
4
Exec Dt:
06/20/2019
Assignee
1
NO.1037 LUOYU ROAD,
HONGSHAN WUHAN
HUBEI, CHINA 430074
Correspondence name and address
MICHAEL X. YE, PH.D.
1401 I STREET, NW, SUITE 600
WASHINGTON, DC 20005

Search Results as of: 05/15/2024 07:54 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT