skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051753/0925   Pages: 16
Recorded: 01/29/2020
Attorney Dkt #:11206-001GEN
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 31
1
Patent #:
Issue Dt:
09/22/1998
Application #:
08789495
Filing Dt:
01/27/1997
Title:
METHOD OF FORMING A CAPACITOR OF A DRAM CELL
2
Patent #:
Issue Dt:
06/01/1999
Application #:
08795789
Filing Dt:
02/05/1997
Title:
SINGLE-SIDE CORRUGATED CYLINDRICAL CAPACITOR STRUCTURE OF HIGH DENSITY DRAMS
3
Patent #:
Issue Dt:
06/02/1998
Application #:
08798560
Filing Dt:
02/11/1997
Title:
ALIGNMENT MARK PATTERN FOR SEMICONDUCTOR PROCESS
4
Patent #:
Issue Dt:
05/09/2000
Application #:
08803623
Filing Dt:
02/21/1997
Title:
APPARATUS AND METH0D FOR POLISHING A FLAT SURFACE USING A BELTED POLISHING PAD
5
Patent #:
Issue Dt:
12/22/1998
Application #:
08848583
Filing Dt:
04/28/1997
Title:
METHOD OF MANUFACTURING A SHALLOW TRENCH ISOLATION FOR A SEMICONDUCTOR DEVICE
6
Patent #:
Issue Dt:
10/13/1998
Application #:
08862318
Filing Dt:
05/23/1997
Title:
TFT WITH SELF-ALIGN OFFSET GATE
7
Patent #:
Issue Dt:
11/17/1998
Application #:
08895107
Filing Dt:
07/16/1997
Title:
PROCESS OF MANUFACTURING A TRENCHED STACK-CAPACITOR
8
Patent #:
Issue Dt:
02/09/1999
Application #:
08908319
Filing Dt:
08/07/1997
Title:
METHOD FOR INCREASING UTILIZABLE SURFACE OF RUGGED POSLYSILICON LAYER IN SEMICONDUCTOR DEVICE
9
Patent #:
Issue Dt:
12/22/1998
Application #:
08946827
Filing Dt:
10/08/1997
Title:
POLYLOAD SRAM MEMORY CELL WITH LOW STANBY CURRENT
10
Patent #:
Issue Dt:
05/16/2000
Application #:
08964773
Filing Dt:
11/05/1997
Title:
POLISHING SYSTEM INCLUDING A HYDROSTATIC FLUID BEARING SUPPORT
11
Patent #:
Issue Dt:
05/16/2000
Application #:
08964817
Filing Dt:
11/05/1997
Title:
WAFER POLISHING HEAD DRIVE
12
Patent #:
Issue Dt:
09/28/1999
Application #:
08964930
Filing Dt:
11/05/1997
Title:
MODULAR WAFER POLISHING APPARATUS AND METHOD
13
Patent #:
Issue Dt:
09/07/1999
Application #:
08965037
Filing Dt:
11/05/1997
Title:
WAFER SHUTTLE SYSTEM
14
Patent #:
Issue Dt:
11/28/2000
Application #:
09132557
Filing Dt:
08/11/1998
Title:
MANUFACTURING PROCESS AND STRUCTURE OF CAPACITOR
15
Patent #:
Issue Dt:
09/19/2000
Application #:
09173386
Filing Dt:
10/15/1998
Title:
MAUFACTURING PROCESS AND STRUCTURE OF CAPACITOR
16
Patent #:
Issue Dt:
11/14/2000
Application #:
09177089
Filing Dt:
10/22/1998
Title:
APPARATUS AND METHOD FOR POLISHING A FLAT SURFACE USING A BELTED POLISHING PAD
17
Patent #:
Issue Dt:
07/11/2000
Application #:
09187532
Filing Dt:
11/06/1998
Title:
POLISHING METHOD USING A HYDROSTATIC FLUID BEARING SUPPORT HAVING FLUCTUATING FLUID FLOW
18
Patent #:
Issue Dt:
12/10/2002
Application #:
09265962
Filing Dt:
03/11/1999
Title:
MONITOR METHOD FOR QUALITY OF METAL ARC (ANTIREFLECTION COATING) LAYER
19
Patent #:
Issue Dt:
06/05/2001
Application #:
09266285
Filing Dt:
03/11/1999
Title:
NEW POLY SPACER SPLIT GATE CELL WITH EXTREMELY SMALL CELL SIZE
20
Patent #:
Issue Dt:
02/01/2000
Application #:
09281944
Filing Dt:
03/31/1999
Title:
HEIGHT GAUGE DEVICE FOR WAFER
21
Patent #:
Issue Dt:
08/14/2001
Application #:
09286287
Filing Dt:
04/06/1999
Title:
METHOD TO REDUCE THE PARTICLES IN LOAD- L0CK CHAMBER
22
Patent #:
Issue Dt:
06/06/2000
Application #:
09323746
Filing Dt:
06/01/1999
Title:
METHOD TO PREVENT THE FORMATION OF A THINNER PORTION OF INSULATING LAYER AT THE JUNCTION BETWEEN THE SIDE WALLS AND THE BOTTOM INSULATOR
23
Patent #:
Issue Dt:
06/05/2001
Application #:
09325915
Filing Dt:
06/04/1999
Title:
METHOD FOR PREVENTING FILM DEPOSITED ON SEMICONDUCTOR WAFER FROM CRACKING
24
Patent #:
Issue Dt:
07/24/2001
Application #:
09326096
Filing Dt:
06/04/1999
Title:
METHOD FOR DETERMINING CRACK LIMIT OF FILM DEPOSITED ON SEMICONDUCTOR WAFER
25
Patent #:
Issue Dt:
07/30/2002
Application #:
09369265
Filing Dt:
08/06/1999
Title:
METHOD FOR ETCHING PASSIVATION LAYERS AND ANTIREFLECTIVE LAYER ON A SUBSTRATE
26
Patent #:
Issue Dt:
05/08/2001
Application #:
09455924
Filing Dt:
12/07/1999
Title:
ASHING PROCESS BY ADJUSTING ETCHING ENDPOINT AND ORDERLY STEPPED POSITIONING SILICON WAFER
27
Patent #:
Issue Dt:
06/12/2001
Application #:
09586474
Filing Dt:
06/01/2000
Title:
Polishing system including a hydrostatic fluid bearing support
28
Patent #:
Issue Dt:
03/12/2002
Application #:
09588110
Filing Dt:
05/31/2000
Title:
Method to prevent the formation of a thinner portion of insulating layer at the junction between the side walls and the bottom insulator
29
Patent #:
Issue Dt:
09/24/2002
Application #:
09708219
Filing Dt:
11/07/2000
Title:
HYDROSTATIC FLUID BEARING SUPPORT WITH ADJUSTABLE INLET HEIGHTS
30
Patent #:
Issue Dt:
08/27/2002
Application #:
09822563
Filing Dt:
03/30/2001
Publication #:
Pub Dt:
08/09/2001
Title:
NEW POLY SPACER SPLIT GATE CELL WITH EXTREMELY SMALL CELL SIZE
31
Patent #:
Issue Dt:
04/05/2005
Application #:
10253738
Filing Dt:
09/23/2002
Publication #:
Pub Dt:
01/23/2003
Title:
POLISHING SYSTEM INCLUDING A HYDROSTATIC FLUID BEARING SUPPORT
Assignor
1
Exec Dt:
11/26/2019
Assignee
1
251 LITTLE FALLS DRIVE
WILMINGTON, DELAWARE 19808
Correspondence name and address
LAWRENCE AARONSON
999 PEACHTREE STREET NE
SUITE 1300
ATLANTA, GA 30309

Search Results as of: 05/15/2024 04:12 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT