Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 052211/0183 | |
| Pages: | 8 |
| | Recorded: | 03/24/2020 | | |
| Attorney Dkt #: | 44017391US01 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
11/22/2022
|
Application #:
|
16662200
|
Filing Dt:
|
10/24/2019
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2021
| | | | |
|
Title:
|
METHOD OF FORMING INTERCONNECT FOR SEMICONDUCTOR DEVICE
|
|
|
Assignee
|
|
|
|
|
| 3050 BOWERS AVENUE |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
SERVILLA WHITNEY LLC
|
| |
33 WOOD AVENUE SOUTH
|
| |
SUITE 830
|
| |
ISELIN, NJ 08830
|
Search Results as of:
05/14/2024 02:47 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
