|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12274874
|
Filing Dt:
|
11/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
PARALLEL REED-SOLOMON RAID (RS-RAID) ARCHITECTURE, DEVICE, AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12275024
|
Filing Dt:
|
11/20/2008
|
|
Title:
|
SORTED DATA OUTLIER IDENTIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12275981
|
Filing Dt:
|
11/21/2008
|
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMABLE COUPLING BETWEEN CPU AND CO-PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12277058
|
Filing Dt:
|
11/24/2008
|
|
Title:
|
HYBRID CLOCK NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12277118
|
Filing Dt:
|
11/24/2008
|
|
Title:
|
QUASI-CYCLIC LOW-DENSITY PARITY-CHECK (QC-LDPC) ENCODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12283041
|
Filing Dt:
|
09/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
|
Title:
|
CALIBRATION SYSTEM FOR WRITING AND READING MULTIPLE STATES INTO PHASE CHANGE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12283664
|
Filing Dt:
|
09/15/2008
|
|
Title:
|
FEEDFORWARD EQUALIZER FOR DFE BASED DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12284396
|
Filing Dt:
|
09/22/2008
|
|
Title:
|
APPARATUS AND METHOD FOR ARBITRATING HETEROGENEOUS AGENTS IN ON-CHIP BUSSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12284524
|
Filing Dt:
|
09/23/2008
|
|
Title:
|
POWER SUPPLY DELIVERY FOR LEAKAGE SUPPRESSION MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
12284810
|
Filing Dt:
|
09/25/2008
|
|
Title:
|
METHOD AND APPARATUS FOR AN LNA WITH HIGH LINEARITY AND IMPROVED GAIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12285987
|
Filing Dt:
|
10/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
|
Title:
|
STATE METRICS MEMORY REDUCTION IN A TURBO DECODER IMPLEMENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12285992
|
Filing Dt:
|
10/17/2008
|
|
Title:
|
HARDWARE IMPLEMENTATION OF QPP INTERLEAVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12285993
|
Filing Dt:
|
10/17/2008
|
|
Title:
|
METHOD AND APPARATUS FOR CALIBRATING OPTICAL RECORDING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12286360
|
Filing Dt:
|
09/30/2008
|
|
Title:
|
TRANSLATION LOOKASIDE BUFFER PREDICTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12286772
|
Filing Dt:
|
10/02/2008
|
|
Title:
|
MULTI-AMPLIFIER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
12287077
|
Filing Dt:
|
10/06/2008
|
|
Title:
|
MIXED-MODE SIGNAL PROCESSOR ARCHITECTURE AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12287194
|
Filing Dt:
|
10/07/2008
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING TRUE OUTPUT POWER OF A TRANSMITTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
12287199
|
Filing Dt:
|
10/07/2008
|
|
Title:
|
COMPENSATION FOR RESIDUAL FREQUENCY OFFSET, PHASE NOISE AND I/Q IMBALANCE IN OFDM MODULATED COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12287899
|
Filing Dt:
|
10/13/2008
|
|
Title:
|
CIRCUIT AND METHOD FOR PROTECTING EMERGENCY HEAD-RETRACT CAPACITOR IN A HARD DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
12290262
|
Filing Dt:
|
10/29/2008
|
|
Title:
|
INVERSION OF SCAN CLOCK FOR SCAN CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12291082
|
Filing Dt:
|
11/06/2008
|
|
Title:
|
INTERFACING MESSAGES BETWEEN A HOST AND A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
12291725
|
Filing Dt:
|
11/12/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
|
Title:
|
ACTIVE IDLE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12302012
|
Filing Dt:
|
11/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
CONTROL OF DELIVERY OF CURRENT THROUGH ONE OR MORE DISCHARGE LAMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12306029
|
Filing Dt:
|
12/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
|
Title:
|
METHOD FOR PACKET FLOW CONTROL USING CREDIT PARAMETERS WITH A PLURALITY OF LIMITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12323247
|
Filing Dt:
|
11/25/2008
|
|
Title:
|
METHODS AND APPARATUS FOR PERFORMING INTERPOLATED TIMING RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12323267
|
Filing Dt:
|
11/25/2008
|
|
Title:
|
METHOD AND SYSTEM FOR COMMAND QUEUING IN DISK DRIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12323292
|
Filing Dt:
|
11/25/2008
|
|
Title:
|
SYSTEM AND METHOD OF DETERMINING POWER OVER ETHERNET IMPAIRMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12323995
|
Filing Dt:
|
11/26/2008
|
|
Title:
|
SYSTEM AND METHOD FOR DECODING CORRELATED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12324285
|
Filing Dt:
|
11/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
ARCHITECTURE AND CONTROL OF REED-SOLOMON ERROR-CORRECTION DECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12326197
|
Filing Dt:
|
12/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
|
Title:
|
AMPLIFIERS WITH COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12327627
|
Filing Dt:
|
12/03/2008
|
|
Title:
|
POST-PROCESSING DECODER OF LDPC CODES FOR IMPROVED ERROR FLOORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
12327860
|
Filing Dt:
|
12/04/2008
|
|
Title:
|
VOICE COIL MOTOR CONTROL SYSTEM AND METHOD USING PULSE WIDTH MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
12328561
|
Filing Dt:
|
12/04/2008
|
|
Title:
|
METHODS AND APPARATUS FOR DEFECT DETECTION AND CORRECTION VIA ITERATIVE DECODING ALGORITHMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
12329088
|
Filing Dt:
|
12/05/2008
|
|
Title:
|
METHOD AND APPARATUS FOR EGRESS JITTER PACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12329128
|
Filing Dt:
|
12/05/2008
|
|
Title:
|
MEMORY BACKUP USED IN A RAID SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12329581
|
Filing Dt:
|
12/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
ITERATIVE DECODER SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12330216
|
Filing Dt:
|
12/08/2008
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATIC GAIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12330218
|
Filing Dt:
|
12/08/2008
|
|
Title:
|
ARCHITECTURES, CIRCUITS, SYSTEMS AND METHODS FOR REDUCING LATENCY IN DATA COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12330260
|
Filing Dt:
|
12/08/2008
|
|
Title:
|
METHODS, ALGORITHMS, SOFTWARE, CIRCUITS, RECEIVERS AND SYSTEMS FOR DECODING CONVOLUTIONAL CODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12330751
|
Filing Dt:
|
12/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
SUB-SYMBOL RATE CABLE TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12330789
|
Filing Dt:
|
12/09/2008
|
|
Title:
|
DEMODULATION COMPENSATION FOR SPIRAL SERVO TRACKS IN HARD DISK DRIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12330823
|
Filing Dt:
|
12/09/2008
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
LONG-REACH ETHERNET FOR 1000BASE-T AND 10GBASE-T
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12330927
|
Filing Dt:
|
12/09/2008
|
|
Title:
|
SYSTEMS AND METHODS FOR CONTROLLING THE TRANSMISSION AND RECEPTION OF PACKETS OVER A COMMON ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12330939
|
Filing Dt:
|
12/09/2008
|
|
Title:
|
FLASH MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12331050
|
Filing Dt:
|
12/09/2008
|
|
Title:
|
TIMING RECOVERY FOR OPTICAL DISC DRIVE HIGH FREQUENCY MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12331283
|
Filing Dt:
|
12/09/2008
|
|
Title:
|
SELF CONFIGURING VOLTAGE REGULATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12333854
|
Filing Dt:
|
12/12/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
BRIDGE CIRCUIT FOR INTERFACING PROCESSOR TO MAIN MEMORY AND PERIPHERALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12334160
|
Filing Dt:
|
12/12/2008
|
|
Title:
|
EDGE-BASED DECODERS FOR LOW-DENSITY PARITY-CHECK CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12334218
|
Filing Dt:
|
12/12/2008
|
|
Title:
|
WIMAX MAC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12334796
|
Filing Dt:
|
12/15/2008
|
|
Title:
|
RENDERING A VIDEO STREAM BASED ON A DIGITAL CLOCK GENERATED BASED ON TIMING INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12336280
|
Filing Dt:
|
12/16/2008
|
|
Title:
|
METHOD AND APPARATUS FOR IMPROVED PERFORMANCE OF ITERATIVE DECODERS ON CHANNELS WITH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12336308
|
Filing Dt:
|
12/16/2008
|
|
Title:
|
HYBRID DEFECT DETECTION FOR RECORDING CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12336771
|
Filing Dt:
|
12/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
|
Title:
|
METHOD FOR IMPROVED INSITU SPIRAL WRITING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12337564
|
Filing Dt:
|
12/17/2008
|
|
Title:
|
UNFOLDED DECISION-DIRECTED LOOP, ARCHITECTURES, APPARATUSES AND SYSTEMS INCLUDING THE SAME, AND METHODS, ALGORITHMS AND SOFTWARE FOR REDUCING LATENCY IN DECISION-DIRECTED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
12337706
|
Filing Dt:
|
12/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
|
Title:
|
SELECTION OF SPEECH ENCODING SCHEME IN WIRELESS COMMUNICATION TERMINALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12337955
|
Filing Dt:
|
12/18/2008
|
|
Title:
|
DUAL STAGE SOURCE / SINK AMPLIFIER CIRCUIT WITH QUIESCENT CURRENT DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12338071
|
Filing Dt:
|
12/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR HEAD POSITION CONTROL IN EMBEDDED DISK DRIVE CONTROLLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12339002
|
Filing Dt:
|
12/18/2008
|
|
Title:
|
APPARATUS, METHOD, AND CIRCUIT FOR BASELINE LOOP ANALOG CANCELLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12340076
|
Filing Dt:
|
12/19/2008
|
|
Title:
|
CIRCUIT AND METHODS OF ADAPTIVE CHARGE-PUMP REGULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12340911
|
Filing Dt:
|
12/22/2008
|
|
Title:
|
ARRAY ARCHITECTURE INCLUDING MIRRORED SEGMENTS FOR NONVOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12340944
|
Filing Dt:
|
12/22/2008
|
|
Title:
|
METHOD AND APPARATUS FOR INITIALIZING OPERATION OF A DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12341021
|
Filing Dt:
|
12/22/2008
|
|
Title:
|
PREAMP CIRCUIT INCLUDING A LOOPBACK MODE FOR DATA STORAGE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12341079
|
Filing Dt:
|
12/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
|
Title:
|
IMPLEMENTING POWER SAVINGS IN HSS CLOCK-GATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12342228
|
Filing Dt:
|
12/23/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
|
Title:
|
DESIGN STRUCTURE AND METHOD FOR AN ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECTIFIER (SCR) STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12342263
|
Filing Dt:
|
12/23/2008
|
|
Title:
|
DATA DEPENDENT SCRAMBLER WITH REDUCED OVERHEAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
12342768
|
Filing Dt:
|
12/23/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
|
Title:
|
CLASS D AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12343686
|
Filing Dt:
|
12/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT CHIP DESIGN FLOW METHODOLOGY INCLUDING INSERTION OF ON-CHIP OR SCRIBE LINE WIRELESS PROCESS MONITORING AND FEEDBACK CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
12344711
|
Filing Dt:
|
12/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
|
Title:
|
Structures and Methods for Improving Solder Bump Connections in Semiconductor Devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12345440
|
Filing Dt:
|
12/29/2008
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING AN INTERFERENCE SIGNAL IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12347947
|
Filing Dt:
|
12/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
DESIGN STRUCTURE FOR AN APPARATUS FOR MONITORING AND CONTROLLING HEAT GENERATION IN A MULTI-CORE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12348003
|
Filing Dt:
|
01/01/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
|
Title:
|
BALANCING CAPACITY BETWEEN LINK DIRECTIONS USING VARIABLE FEEDBACK RATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12348070
|
Filing Dt:
|
01/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
|
Title:
|
METHOD FOR COMPUTING THE SENSISTIVITY OF A VLSI DESIGN TO BOTH RANDOM AND SYSTEMATIC DEFECTS USING A CRITICAL AREA ANALYSIS TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12348375
|
Filing Dt:
|
01/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
UPLINK POWER CONTROL IN AGGREGATED SPECTRUM SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12348426
|
Filing Dt:
|
01/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
64B/66B CODING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12349715
|
Filing Dt:
|
01/07/2009
|
|
Title:
|
SYSTEM AND METHOD FOR STORING DATA TO AN OPTICAL RECORDING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12350052
|
Filing Dt:
|
01/07/2009
|
|
Title:
|
OPTIMIZING ERROR FLOOR PERFORMANCE OF FINITE-PRECISION LAYERED DECODERS OF LOW-DENSITY PARITY-CHECK (LDPC) CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12350068
|
Filing Dt:
|
01/07/2009
|
|
Title:
|
ADAPTIVE READ AND WRITE SYSTEMS AND METHODS FOR MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12350312
|
Filing Dt:
|
01/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
|
Title:
|
DESIGN STRUCTURE FOR A HIGH-SPEED LEVEL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12350732
|
Filing Dt:
|
01/08/2009
|
|
Title:
|
SYSTEMS AND METHODS FOR REDUCING SPINDLE RECTIFICATION SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12350735
|
Filing Dt:
|
01/08/2009
|
|
Title:
|
POWER EFFICIENT AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12350771
|
Filing Dt:
|
01/08/2009
|
|
Title:
|
IMAGE PROCESSING METHOD AND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12350802
|
Filing Dt:
|
01/08/2009
|
|
Title:
|
ON-CHIP TEST CIRCUIT AND METHOD FOR TESTING OF SYSTEM-ON-CHIP (SOC) INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12350885
|
Filing Dt:
|
01/08/2009
|
|
Title:
|
ITERATIVE DECODER MEMORY ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12351040
|
Filing Dt:
|
01/09/2009
|
|
Title:
|
PROTECTION CIRCUIT AND METHOD FOR RF POWER AMPLIFIERS IN WLAN TRANSCEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12351061
|
Filing Dt:
|
01/09/2009
|
|
Title:
|
100BASE-FX SERIALIZER/DESERIALIZER USING 1000BASE-X SERIALIZER/DESERIALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12351097
|
Filing Dt:
|
01/09/2009
|
|
Title:
|
SYSTEM AND METHOD FOR ESTIMATING BANDWIDTH REQUIREMENTS OF AND ALLOCATING BANDWIDTH TO COMMUNICATION DEVICES OPERATING IN A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12351372
|
Filing Dt:
|
01/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
LOADING AN INTERNAL FRAME BUFFER FROM AN EXTERNAL FRAME BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12352439
|
Filing Dt:
|
01/12/2009
|
|
Title:
|
TEST ENGINE FOR INTEGRATED CIRCUIT CHIP TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12352814
|
Filing Dt:
|
01/13/2009
|
|
Title:
|
DIRECT COMMAND LINE PARSER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12352872
|
Filing Dt:
|
01/13/2009
|
|
Title:
|
FILTER DRIVEN DC-FREE CODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12352924
|
Filing Dt:
|
01/13/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
|
Title:
|
CIRCUITS, ARCHITECTURES, APPARATUSES, SYSTEMS, ALGORITHMS AND METHODS AND SOFTWARE FOR TIMING CALIBRATION FOR OPTICAL DISC RECORDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12353391
|
Filing Dt:
|
01/14/2009
|
|
Title:
|
SYSTEMS AND METHODS FOR CALIBRATING DIGITAL BASEBAND DC OFFSET IN AN OFDM RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12353441
|
Filing Dt:
|
01/14/2009
|
|
Title:
|
POLE MISMATCH COMPENSATION VIA FEEDBACK CONTROL APPROACH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12355687
|
Filing Dt:
|
01/16/2009
|
|
Title:
|
DEVICE AND METHOD FOR DETECTING AND CORRECTING ERRORS IN A DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12355877
|
Filing Dt:
|
01/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
DYNAMIC MULTIPHASE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12355948
|
Filing Dt:
|
01/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
ANALOGUE SELF-CALIBRATION METHOD AND APPARATUS FOR LOW NOISE, FAST AND WIDE-LOCKING RANGE PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12356155
|
Filing Dt:
|
01/20/2009
|
|
Title:
|
MULTISPEED COMMUNICATIONS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12356172
|
Filing Dt:
|
01/20/2009
|
|
Title:
|
POWER MANAGEMENT SYSTEM WITH DIGITAL LOW DROP OUT REGULATOR AND DC/DC CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12356391
|
Filing Dt:
|
01/20/2009
|
|
Title:
|
ADAPTIVE TARGET OPTIMIZATION METHODS AND SYSTEMS FOR NOISE WHITENING BASED VITERBI DETECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
12356761
|
Filing Dt:
|
01/21/2009
|
|
Title:
|
DYNAMIC PROCESSOR CORE SWITCHING
|
|
