skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:052918/0001   Pages: 529
Recorded: 02/20/2020
Attorney Dkt #:5059-500027
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 6426
Page 9 of 65
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65
1
Patent #:
Issue Dt:
11/14/2006
Application #:
11103748
Filing Dt:
04/12/2005
Title:
DETECTING FLY HEIGHT OF A HEAD OVER A STORAGE MEDIUM
2
Patent #:
Issue Dt:
05/12/2009
Application #:
11103755
Filing Dt:
04/12/2005
Title:
ADJUSTABLE FREQUENCY PWM DRIVER
3
Patent #:
Issue Dt:
12/04/2007
Application #:
11106248
Filing Dt:
04/14/2005
Title:
NESTED TRANSIMPENDANCE AMPLIFIER
4
Patent #:
Issue Dt:
01/16/2007
Application #:
11109207
Filing Dt:
04/18/2005
Publication #:
Pub Dt:
08/18/2005
Title:
METHOD AND APPARATUS FOR CALIBRATING DATA-DEPENDENT NOISE PREDICTION
5
Patent #:
Issue Dt:
10/11/2011
Application #:
11109372
Filing Dt:
04/19/2005
Title:
NATURAL SAMPLING FOR A DIGITAL CLASS-D POWER AMPLIFIER
6
Patent #:
Issue Dt:
10/06/2009
Application #:
11109988
Filing Dt:
04/20/2005
Title:
INPUT/OUTPUT DATA RATE SYNCHRONIZATION USING FIRST IN FIRST OUT DATA BUFFERS
7
Patent #:
Issue Dt:
05/04/2010
Application #:
11110623
Filing Dt:
04/19/2005
Title:
DATA STREAM INTERLEAVING WITH NON-MONOTONICALLY ARRANGED DATA ROTATIONS FOR SPATIALLY DIVERSE TRANSMISSION
8
Patent #:
Issue Dt:
07/14/2009
Application #:
11112808
Filing Dt:
04/22/2005
Publication #:
Pub Dt:
10/26/2006
Title:
CONTROL SYSTEM FOR FLUORESCENT LIGHT FIXTURE
9
Patent #:
Issue Dt:
06/24/2008
Application #:
11114402
Filing Dt:
04/26/2005
Title:
LOW POWER MODE FOR A NETWORK INTERFACE
10
Patent #:
Issue Dt:
10/06/2009
Application #:
11114842
Filing Dt:
04/26/2005
Title:
MEDIA AND SPEED INDEPENDENT INTERFACE
11
Patent #:
Issue Dt:
11/13/2007
Application #:
11115578
Filing Dt:
04/26/2005
Title:
FULLY INTEGRATED PROGRAMMABLE GAIN CHOPPER AMPLIFIER WITH SELF DC OFFSET SUPPRESSION
12
Patent #:
Issue Dt:
10/30/2007
Application #:
11116625
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
11/02/2006
Title:
METHODS AND APPARATUS FOR REDUCING MEMORY ERRORS
13
Patent #:
Issue Dt:
12/29/2009
Application #:
11116988
Filing Dt:
04/27/2005
Title:
ENCODING SCHEME WITH ARBITRARY CONTROL SYMBOL PLACEMENT
14
Patent #:
Issue Dt:
02/19/2008
Application #:
11118591
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
11/02/2006
Title:
SYSTEM AND METHOD FOR SCALING DATA TO COMPENSATE FOR SLANTED SCANNING IN A BIDIRECTIONAL SCANNING LASER PRINTER
15
Patent #:
Issue Dt:
07/20/2010
Application #:
11120691
Filing Dt:
05/02/2005
Publication #:
Pub Dt:
01/12/2006
Title:
ELECTRICALLY ALTERABLE MEMORY CELL
16
Patent #:
Issue Dt:
11/20/2007
Application #:
11122444
Filing Dt:
05/05/2005
Title:
SLEW RATE CONTROL CIRCUIT FOR SMALL COMPUTER SYSTEM INTERFACE (SCSI) DIFFERENTIAL DRIVER
17
Patent #:
Issue Dt:
11/14/2006
Application #:
11124997
Filing Dt:
05/09/2005
Title:
MULTISPEED COMMUNICATIONS DEVICE
18
Patent #:
Issue Dt:
06/17/2008
Application #:
11128069
Filing Dt:
05/12/2005
Publication #:
Pub Dt:
11/16/2006
Title:
INTEGRATED CIRCUIT DESIGN UTILIZING ARRAY OF FUNCTIONALLY INTERCHANGEABLE DYNAMIC LOGIC CELLS
19
Patent #:
Issue Dt:
04/11/2006
Application #:
11129202
Filing Dt:
05/13/2005
Title:
CABLE TESTER
20
Patent #:
Issue Dt:
03/28/2006
Application #:
11129203
Filing Dt:
05/13/2005
Title:
CABLE TESTER
21
Patent #:
Issue Dt:
09/15/2009
Application #:
11130995
Filing Dt:
05/17/2005
Title:
APPARATUS AND METHOD FOR TESTING AND DEBUGGING AN INTEGRATED CIRCUIT
22
Patent #:
Issue Dt:
02/24/2009
Application #:
11131073
Filing Dt:
05/17/2005
Title:
APPARATUS AND METHOD FOR TESTING AND DEBUGGING AN INTEGRATED CIRCUIT
23
Patent #:
Issue Dt:
12/12/2006
Application #:
11131106
Filing Dt:
05/16/2005
Publication #:
Pub Dt:
10/27/2005
Title:
METHOD AND APPARATUS INCLUDING LOW LOSS DC/DC CONVERTER
24
Patent #:
Issue Dt:
10/28/2008
Application #:
11132618
Filing Dt:
05/18/2005
Publication #:
Pub Dt:
07/06/2006
Title:
RELATIVELY LOW STANDBY POWER
25
Patent #:
Issue Dt:
09/03/2013
Application #:
11133358
Filing Dt:
05/20/2005
Title:
Integrated chip package having intermediate substrate with capacitor
26
Patent #:
Issue Dt:
10/27/2009
Application #:
11135557
Filing Dt:
05/23/2005
Publication #:
Pub Dt:
10/19/2006
Title:
WIRELESS AUDIO FOR ENTERTAINMENT SYSTEMS
27
Patent #:
Issue Dt:
03/18/2008
Application #:
11136925
Filing Dt:
05/24/2005
Title:
FUSE STRUCTURES, METHODS OF MAKING AND USING THE SAME, AND INTEGRATED CIRCUITS INCLUDING THE SAME
28
Patent #:
Issue Dt:
10/28/2008
Application #:
11137234
Filing Dt:
05/25/2005
Publication #:
Pub Dt:
11/30/2006
Title:
METHODS AND APPARATUS FOR REDUCING LEAKAGE CURRENT IN A DISABLED SOI CIRCUIT
29
Patent #:
Issue Dt:
11/04/2008
Application #:
11138128
Filing Dt:
05/26/2005
Publication #:
Pub Dt:
11/30/2006
Title:
SYSTEM AND METHOD FOR GENERATING A CUSTOM FONT
30
Patent #:
Issue Dt:
04/24/2007
Application #:
11142176
Filing Dt:
05/31/2005
Title:
RAIL-TO-RAIL SOURCE FOLLOWERS
31
Patent #:
Issue Dt:
05/05/2009
Application #:
11143049
Filing Dt:
06/02/2005
Title:
AUTOMATIC GAIN CONTROL FOR OFDM RECEIVERS FOR TRANSMISSION OF BURSTS OF DATA IN LAN SYSTEMS
32
Patent #:
Issue Dt:
05/04/2010
Application #:
11155394
Filing Dt:
06/17/2005
Title:
MEDIA AND SPEED INDEPENDENT INTERFACE
33
Patent #:
Issue Dt:
09/22/2009
Application #:
11156059
Filing Dt:
06/17/2005
Title:
MEDIA AND SPEED INDEPENDENT INTERFACE
34
Patent #:
Issue Dt:
02/07/2006
Application #:
11157233
Filing Dt:
06/20/2005
Title:
METHODS, SOFTWARE, CIRCUITS AND SYSTEMS FOR CODING INFORMATION
35
Patent #:
Issue Dt:
07/29/2008
Application #:
11160184
Filing Dt:
08/19/2005
Publication #:
Pub Dt:
12/08/2005
Title:
SELECTIVELY CHANGEABLE LINE WIDTH MEMORY
36
Patent #:
Issue Dt:
12/04/2007
Application #:
11160268
Filing Dt:
06/16/2005
Publication #:
Pub Dt:
12/08/2005
Title:
ENABLING MEMORY REDUNDANCY DURING TESTING
37
Patent #:
Issue Dt:
01/29/2008
Application #:
11160307
Filing Dt:
06/17/2005
Publication #:
Pub Dt:
12/15/2005
Title:
NESTED DESIGN APPROACH
38
Patent #:
Issue Dt:
04/01/2008
Application #:
11161742
Filing Dt:
08/15/2005
Publication #:
Pub Dt:
02/15/2007
Title:
VOLTAGE CONTROLLED STATIC RANDOM ACCESS MEMORY
39
Patent #:
Issue Dt:
12/11/2007
Application #:
11162846
Filing Dt:
09/26/2005
Publication #:
Pub Dt:
03/29/2007
Title:
CIRCUIT DESIGN VERIFICATION USING CHECKPOINTING
40
Patent #:
Issue Dt:
10/16/2007
Application #:
11162997
Filing Dt:
09/30/2005
Publication #:
Pub Dt:
04/05/2007
Title:
FPGA POWERUP TO KNOWN FUNCTIONAL STATE
41
Patent #:
Issue Dt:
10/23/2007
Application #:
11163800
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
05/03/2007
Title:
SYSTEM AND METHOD FOR CAPACITIVE MIS-MATCH BIT-LINE SENSING
42
Patent #:
Issue Dt:
10/23/2007
Application #:
11166425
Filing Dt:
06/24/2005
Title:
METHOD AND APPARATUS FOR DC-LEVEL CONSTRAINED CODING
43
Patent #:
Issue Dt:
08/04/2009
Application #:
11166548
Filing Dt:
06/23/2005
Title:
METHODS AND ALGORITHMS FOR JOINT CHANNEL-CODE DECODING OF LINEAR BLOCK CODES
44
Patent #:
Issue Dt:
08/12/2008
Application #:
11168691
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD FOR POWER CONSUMPTION REDUCTION IN A LIMITED-SWITCH DYNAMIC LOGIC (LSDL) CIRCUIT
45
Patent #:
Issue Dt:
02/26/2008
Application #:
11168692
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
12/28/2006
Title:
DUAL GATE TRANSISTOR KEEPER DYNAMIC LOGIC
46
Patent #:
Issue Dt:
06/23/2009
Application #:
11169399
Filing Dt:
06/28/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHOD AND APPARATUS TRANSPORTING CHARGES IN SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY DEVICE
47
Patent #:
Issue Dt:
06/19/2007
Application #:
11169957
Filing Dt:
06/28/2005
Title:
CIRCUITRY FOR ELIMINATING FALSE LOCK IN DELAY-LOCKED LOOPS
48
Patent #:
Issue Dt:
07/10/2007
Application #:
11170440
Filing Dt:
06/28/2005
Title:
CLASS D AMPLIFIER
49
Patent #:
Issue Dt:
09/27/2011
Application #:
11170904
Filing Dt:
06/29/2005
Title:
DATA LINK LAYER SWITCH WITH PROTECTION AGAINST INTERNET PROTOCOL SPOOFING ATTACKS
50
Patent #:
Issue Dt:
04/18/2006
Application #:
11170926
Filing Dt:
06/30/2005
Title:
FREQUENCY BOOSTING CIRCUIT FOR HIGH SWING CASCODE BIASING CIRCUITS
51
Patent #:
Issue Dt:
07/16/2013
Application #:
11170960
Filing Dt:
06/29/2005
Title:
SECURE UNAUTHENTICATED VIRTUAL LOCAL AREA NETWORK
52
Patent #:
Issue Dt:
06/02/2015
Application #:
11171563
Filing Dt:
06/30/2005
Publication #:
Pub Dt:
01/04/2007
Title:
GPS-based traffic monitoring system
53
Patent #:
Issue Dt:
06/24/2008
Application #:
11173408
Filing Dt:
06/30/2005
Publication #:
Pub Dt:
01/19/2006
Title:
CROSS MULTIPLY AND ADD INSTRUCTION AND MULTIPLY AND SUBTRACT INSTRUCTION SIMD EXECUTION ON REAL AND IMAGINARY COMPONENTS OF A PLURALITY OF COMPLEX DATA ELEMENTS
54
Patent #:
Issue Dt:
06/12/2007
Application #:
11175560
Filing Dt:
07/05/2005
Title:
METHOD AND APPARATUS FOR AN LNA WITH HIGH LINEARITY AND IMPROVED GAIN CONTROL
55
Patent #:
Issue Dt:
06/12/2007
Application #:
11175943
Filing Dt:
07/05/2005
Title:
METHOD AND APPARATUS FOR AN LNA WITH HIGH LINEARITY AND IMPROVED GAIN CONTROL
56
Patent #:
Issue Dt:
05/20/2008
Application #:
11176998
Filing Dt:
07/07/2005
Title:
DIFFERENTIAL COMPARATOR WITH A REPLICA INPUT STAGE TO SET THE ACCURATE BIAS CURRENT FOR IMPROVED COMMON MODE REJECTION
57
Patent #:
Issue Dt:
02/24/2009
Application #:
11178807
Filing Dt:
07/11/2005
Title:
APPARATUS AND METHOD FOR TESTING AND DEBUGGING AN INTEGRATED CIRCUIT
58
Patent #:
Issue Dt:
08/31/2010
Application #:
11179100
Filing Dt:
07/12/2005
Publication #:
Pub Dt:
06/01/2006
Title:
LOW VOLTAGE LOGIC OPERATION USING HIGHER VOLTAGE SUPPLY LEVELS
59
Patent #:
Issue Dt:
04/20/2010
Application #:
11179106
Filing Dt:
07/12/2005
Publication #:
Pub Dt:
06/08/2006
Title:
LOW VOLTAGE LOGIC OPERATION USING HIGHER VOLTAGE SUPPLY LEVELS
60
Patent #:
Issue Dt:
10/03/2006
Application #:
11179133
Filing Dt:
07/11/2005
Title:
CAPACITOR STRUCTURE IN A SEMICONDUCTOR DEVICE
61
Patent #:
Issue Dt:
08/31/2010
Application #:
11179904
Filing Dt:
07/12/2005
Publication #:
Pub Dt:
06/01/2006
Title:
LOW VOLTAGE LOGIC OPERATION USING HIGHER VOLTAGE SUPPLY LEVELS
62
Patent #:
Issue Dt:
12/20/2011
Application #:
11180652
Filing Dt:
07/14/2005
Title:
DEVICE AND METHOD FOR SAMPLING BASED ON MATCHED FILTERING
63
Patent #:
Issue Dt:
08/26/2008
Application #:
11181053
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
11/10/2005
Title:
SYSTEM AND METHOD FOR DYNAMICALLY EXECUTING A FUNCTION IN A PROGRAMMABLE LOGIC ARRAY
64
Patent #:
Issue Dt:
09/12/2006
Application #:
11181084
Filing Dt:
07/14/2005
Title:
DC-FREE CODES
65
Patent #:
Issue Dt:
04/03/2007
Application #:
11181401
Filing Dt:
07/14/2005
Title:
DC-FREE CODES
66
Patent #:
Issue Dt:
03/06/2007
Application #:
11181545
Filing Dt:
07/14/2005
Title:
DC-FREE CODES
67
Patent #:
Issue Dt:
09/16/2008
Application #:
11181707
Filing Dt:
07/14/2005
Publication #:
Pub Dt:
01/18/2007
Title:
SET/RESET LATCH WITH MINIMUM SINGLE EVENT UPSET
68
Patent #:
Issue Dt:
06/12/2007
Application #:
11184208
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
11/24/2005
Title:
ULTRA LOW INDUCTANCE MULTI LAYER CERAMIC CAPACITOR
69
Patent #:
Issue Dt:
10/07/2008
Application #:
11184753
Filing Dt:
07/19/2005
Title:
FLASH MEMORY MODULE
70
Patent #:
Issue Dt:
10/21/2008
Application #:
11185563
Filing Dt:
07/20/2005
Title:
COMMUNICATIONS CHANNEL WITH PROGRAMMABLE COUPLING
71
Patent #:
Issue Dt:
10/15/2013
Application #:
11187236
Filing Dt:
07/22/2005
Publication #:
Pub Dt:
01/25/2007
Title:
EFFICIENT MESSAGE SWITCHING IN A SWITCHING APPARATUS
72
Patent #:
Issue Dt:
08/12/2008
Application #:
11187761
Filing Dt:
10/11/2005
Publication #:
Pub Dt:
02/02/2006
Title:
ADAPTIVE CONTROL LOOP
73
Patent #:
Issue Dt:
07/14/2009
Application #:
11188661
Filing Dt:
07/26/2005
Title:
DROP-IN HEAT SINK AND EXPOSED DIE-BACK FOR MOLDED FLIP DIE PACKAGE
74
Patent #:
Issue Dt:
07/31/2007
Application #:
11189458
Filing Dt:
07/26/2005
Publication #:
Pub Dt:
02/01/2007
Title:
INTEGRATED SYSTEMS TESTING
75
Patent #:
Issue Dt:
03/21/2006
Application #:
11189464
Filing Dt:
07/26/2005
Title:
PUSH-PULL BUFFER/AMPLIFIER
76
Patent #:
Issue Dt:
08/19/2008
Application #:
11190025
Filing Dt:
07/26/2005
Publication #:
Pub Dt:
10/19/2006
Title:
CONTROL SYSTEM FOR FLUORESCENT LIGHT FIXTURE
77
Patent #:
Issue Dt:
02/14/2006
Application #:
11190781
Filing Dt:
07/27/2005
Title:
BUILT-IN REAL-TIME DIGITAL NON-LINEARITY MEASUREMENT DEVICE AND METHOD FOR ANALOG TO DIGITAL CONVERTERS
78
Patent #:
Issue Dt:
05/12/2009
Application #:
11194278
Filing Dt:
08/01/2005
Title:
DEVICE WITH MAPPING BETWEEN NON-PROGRAMMABLE AND PROGRAMMABLE MEMORY
79
Patent #:
Issue Dt:
10/28/2008
Application #:
11195087
Filing Dt:
08/01/2005
Title:
ARCHITECTURE AND CONTROL OF REED-SOLOMON ERROR-CORRECTION DECODING
80
Patent #:
Issue Dt:
11/18/2008
Application #:
11195183
Filing Dt:
08/01/2005
Title:
ARCHITECTURE AND CONTROL OF REED-SOLOMON LIST DECODING
81
Patent #:
Issue Dt:
09/15/2009
Application #:
11195403
Filing Dt:
08/01/2005
Title:
ARCHITECTURE AND CONTROL OF REED-SOLOMON ERROR IDENTIFICATION AND EVALUATION
82
Patent #:
Issue Dt:
11/02/2010
Application #:
11196961
Filing Dt:
08/04/2005
Title:
PREVENTING DENIAL-OF-SERVICE ATTACKS EMPLOYING BROADCAST PACKETS
83
Patent #:
Issue Dt:
06/16/2009
Application #:
11196993
Filing Dt:
08/04/2005
Title:
DATA TRANSMISSION USING ADDRESS ENCODING
84
Patent #:
Issue Dt:
08/17/2010
Application #:
11199840
Filing Dt:
08/09/2005
Title:
TIMING AND FREQUENCY SYNCHORNIZATION OF OFDM SIGNALS FOR CHANGING CHANNEL CONDITIONS
85
Patent #:
Issue Dt:
10/19/2010
Application #:
11200659
Filing Dt:
08/10/2005
Title:
DUAL-MEDIA NETWORK INTERFACE THAT AUTOMATICALLY DISABLES INACTIVE MEDIA
86
Patent #:
Issue Dt:
12/22/2009
Application #:
11204069
Filing Dt:
08/15/2005
Title:
TRANSMIT DIVERSITY TECHNIQUE BASED ON CHANNEL RANDOMIZATION FOR OFDM SYSTEMS
87
Patent #:
Issue Dt:
03/29/2011
Application #:
11204484
Filing Dt:
08/16/2005
Title:
BUFFER OVERFLOW PREVENTION FOR NETWORK DEVICES
88
Patent #:
Issue Dt:
04/04/2006
Application #:
11205565
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/23/2006
Title:
LOW POWER MANAGER FOR STANDBY OPERATION OF A MEMORY SYSTEM
89
Patent #:
Issue Dt:
11/11/2008
Application #:
11206384
Filing Dt:
08/17/2005
Title:
OPEN LOOP DC CONTROL FOR A TRANSIMPEDANCE FEEDBACK AMPLIFIER
90
Patent #:
Issue Dt:
04/21/2009
Application #:
11214161
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
03/15/2007
Title:
CLOCK AND DATA RECOVERY SYSTEM AND METHOD FOR CLOCK AND DATA RECOVERY BASED ON A FORWARD ERROR CORRECTION
91
Patent #:
Issue Dt:
12/25/2007
Application #:
11214933
Filing Dt:
08/31/2005
Title:
CASCODE GAIN BOOSTING SYSTEM AND METHOD FOR A TRANSMITTER
92
Patent #:
Issue Dt:
10/27/2009
Application #:
11216843
Filing Dt:
08/31/2005
Publication #:
Pub Dt:
11/30/2006
Title:
VERY LOW VOLTAGE POWER DISTRIBUTION FOR MOBILE DEVICES
93
Patent #:
Issue Dt:
05/13/2008
Application #:
11217349
Filing Dt:
09/02/2005
Title:
CORRECTING ERRORS IN DISK DRIVE READ BACK SIGNALS BY ITERATING WITH THE REED-SOLOMON DECODER
94
Patent #:
Issue Dt:
01/15/2008
Application #:
11217408
Filing Dt:
09/02/2005
Title:
SOFT-OUTPUT DECODING METHOD AND APPARATUS FOR CONTROLLED INTERSYMBOL INTERFERENCE CHANNELS
95
Patent #:
Issue Dt:
08/25/2009
Application #:
11217409
Filing Dt:
09/02/2005
Title:
ADDRESS GENERATOR FOR LDPC ENCODER AND DECODER AND METHOD THEREOF
96
Patent #:
Issue Dt:
05/26/2009
Application #:
11218147
Filing Dt:
09/01/2005
Title:
CONCURRENTLY SEARCHING AND MANIPULATING BINARY TREES
97
Patent #:
Issue Dt:
05/05/2009
Application #:
11218809
Filing Dt:
09/02/2005
Title:
JOINT MAXIMUM LIKELIHOOD ESTIMATION OF INTEGER CARRIER FREQUENCY OFFSET AND CHANNEL IN OFDM SYSTEMS
98
Patent #:
Issue Dt:
06/13/2006
Application #:
11220255
Filing Dt:
09/06/2005
Publication #:
Pub Dt:
01/12/2006
Title:
CONFIGURABLE VOLTAGE REGULATOR
99
Patent #:
Issue Dt:
11/17/2009
Application #:
11220304
Filing Dt:
09/06/2005
Title:
DIRECT DRIVE PROGRAMMABLE HIGH SPEED POWER DIGITAL-TO-ANALOG CONVERTER
100
Patent #:
Issue Dt:
07/15/2008
Application #:
11220508
Filing Dt:
09/06/2005
Publication #:
Pub Dt:
01/12/2006
Title:
METHOD AND APPARATUS FOR CHANNEL EQUALIZATION
Assignor
1
Exec Dt:
12/31/2019
Assignee
1
PO BOX 1350, CLIFTON HOUSE
75 FORT STREET
GRAND CAYMAN, CAYMAN ISLANDS KYI-1108
Correspondence name and address
HARNESS, DICKEY & PIERCE, P.L.C.
P.O. BOX 828
BLOOMFIELD HILLS, MI 48303

Search Results as of: 05/10/2024 05:35 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT