Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 054174/0837 | |
| Pages: | 4 |
| | Recorded: | 10/27/2020 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09829823
|
Filing Dt:
|
04/10/2001
|
|
Title:
|
METHOD FOR REDUCING POWER WHEN FETCHING INSTRUCTIONS IN A PROCESSOR AND RELATED APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10125117
|
Filing Dt:
|
04/18/2002
|
|
Title:
|
SYSTEM AND METHOD FOR TESTING MULTIPLE INTEGRATED CIRCUITS THAT ARE IN THE SAME PACKAGE
|
|
|
Assignee
|
|
|
|
|
| 251 LITTLE FALLS DRIVE |
| WILMINGTON, DELAWARE 19808 |
|
|
Correspondence name and address
|
| |
INTELLECTUAL VENTURES MANAGEMENT- IP LEGAL
|
| |
3150 139TH AVENUE SE
|
| |
BUILDING 4, FLOOR 3
|
| |
BELLEVUE, WA 98005
|
Search Results as of:
05/04/2024 06:48 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
