USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	054263/0253			Pages:	74
		Recorded:	10/30/2020
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 33

Patent #:	6057676	Issue Dt:	05/02/2000	Application #:	09099464	Filing Dt:	06/18/1998
Title:	REGULATED DRAM CELL PLATE AND PRECHARGE VOLTAGE GENERATOR

Patent #:	6327318	Issue Dt:	12/04/2001	Application #:	09106755	Filing Dt:	06/30/1998
Title:	PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME

Patent #:	6539454	Issue Dt:	03/25/2003	Application #:	09129878	Filing Dt:	08/06/1998
Publication #:	US20010042162	Pub Dt:	11/15/2001
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	5982674	Issue Dt:	11/09/1999	Application #:	09163341	Filing Dt:	09/30/1998
Title:	BI-DIRECTIONAL DATA BUS SCHEME WITH OPTIMIZED READ AND WRITE CHARACTERS

Patent #:	6510503	Issue Dt:	01/21/2003	Application #:	09182494	Filing Dt:	10/30/1998
Publication #:	US20010047450	Pub Dt:	11/29/2001
Title:	HIGH BANDWIDTH MEMORY INTERFACE

Patent #:	6137735	Issue Dt:	10/24/2000	Application #:	09182495	Filing Dt:	10/30/1998
Title:	COLUMN REDUNDANCY CIRCUIT WITH REDUCED SIGNAL PATH DELAY

Patent #:	6134153	Issue Dt:	10/17/2000	Application #:	09364181	Filing Dt:	07/29/1999
Title:	BI-DIRECTIONAL DATA BUS SCHEME WITH OPTIMIZED READ AND WRITE CHARACTERS

Patent #:	6320777	Issue Dt:	11/20/2001	Application #:	09533128	Filing Dt:	03/23/2000
Title:	Dynamic content addressable memory cell

Patent #:	6441659	Issue Dt:	08/27/2002	Application #:	09562024	Filing Dt:	05/01/2000
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Patent #:	6483733	Issue Dt:	11/19/2002	Application #:	09977982	Filing Dt:	10/17/2001
Publication #:	US20020044475	Pub Dt:	04/18/2002
Title:	DYNAMIC CONTENT ADDRESSABLE MEMORY CELL

Patent #:	7116141	Issue Dt:	10/03/2006	Application #:	10227547	Filing Dt:	08/26/2002
Publication #:	US20030042947	Pub Dt:	03/06/2003
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Patent #:	6779097	Issue Dt:	08/17/2004	Application #:	10247821	Filing Dt:	09/20/2002
Publication #:	US20030065877	Pub Dt:	04/03/2003
Title:	HIGH BANDWIDTH MEMORY INTERFACE

Patent #:	6772312	Issue Dt:	08/03/2004	Application #:	10290317	Filing Dt:	11/08/2002
Publication #:	US20030065900	Pub Dt:	04/03/2003
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	7675925	Issue Dt:	03/09/2010	Application #:	10614558	Filing Dt:	07/07/2003
Publication #:	US20040008714	Pub Dt:	01/15/2004
Title:	METHOD AND APPARATUS FOR PROVIDING A PACKET BUFFER RANDOM ACCESS MEMORY

Patent #:	7178001	Issue Dt:	02/13/2007	Application #:	10855968	Filing Dt:	05/28/2004
Publication #:	US20050033899	Pub Dt:	02/10/2005
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	7352760	Issue Dt:	04/01/2008	Application #:	10880432	Filing Dt:	06/29/2004
Publication #:	US20050030948	Pub Dt:	02/10/2005
Title:	LINK AGGREGATION

Patent #:	7299330	Issue Dt:	11/20/2007	Application #:	10919491	Filing Dt:	08/17/2004
Publication #:	US20050081012	Pub Dt:	04/14/2005
Title:	HIGH BANDWIDTH MEMORY INTERFACE

Patent #:	7456666	Issue Dt:	11/25/2008	Application #:	11495212	Filing Dt:	07/28/2006
Publication #:	US20060261866	Pub Dt:	11/23/2006
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Patent #:	7509469	Issue Dt:	03/24/2009	Application #:	11673834	Filing Dt:	02/12/2007
Publication #:	US20070186034	Pub Dt:	08/09/2007
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	8266372	Issue Dt:	09/11/2012	Application #:	11906756	Filing Dt:	10/03/2007
Publication #:	US20080065820	Pub Dt:	03/13/2008
Title:	HIGH BANDWIDTH MEMORY INTERFACE

Patent #:	7765376	Issue Dt:	07/27/2010	Application #:	11978896	Filing Dt:	10/30/2007
Publication #:	US20080120457	Pub Dt:	05/22/2008
Title:	APPARATUSES FOR SYNCHRONOUS TRANSFER OF INFORMATION

Patent #:	8250297	Issue Dt:	08/21/2012	Application #:	11978988	Filing Dt:	10/30/2007
Publication #:	US20080120458	Pub Dt:	05/22/2008
Title:	HIGH BANDWIDTH MEMORY INTERFACE

Patent #:	7889826	Issue Dt:	02/15/2011	Application #:	12026813	Filing Dt:	02/06/2008
Publication #:	US20080143405	Pub Dt:	06/19/2008
Title:	PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME

Patent #:	7746136	Issue Dt:	06/29/2010	Application #:	12284763	Filing Dt:	09/25/2008
Publication #:	US20090039931	Pub Dt:	02/12/2009
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Patent #:	7865685	Issue Dt:	01/04/2011	Application #:	12371255	Filing Dt:	02/13/2009
Publication #:	US20090175103	Pub Dt:	07/09/2009
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	8078821	Issue Dt:	12/13/2011	Application #:	12773531	Filing Dt:	05/04/2010
Publication #:	US20100217928	Pub Dt:	08/26/2010
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	8283959	Issue Dt:	10/09/2012	Application #:	12784157	Filing Dt:	05/20/2010
Publication #:	US20100225370	Pub Dt:	09/09/2010
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Patent #:	8122218	Issue Dt:	02/21/2012	Application #:	13049487	Filing Dt:	03/16/2011
Publication #:	US20110202713	Pub Dt:	08/18/2011
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	8601231	Issue Dt:	12/03/2013	Application #:	13327154	Filing Dt:	12/15/2011
Publication #:	US20120144131	Pub Dt:	06/07/2012
Title:	SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE

Patent #:	8558593	Issue Dt:	10/15/2013	Application #:	13607015	Filing Dt:	09/07/2012
Publication #:	US20130015898	Pub Dt:	01/17/2013
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Patent #:	8897411	Issue Dt:	11/25/2014	Application #:	13741994	Filing Dt:	01/15/2013
Publication #:	US20130135019	Pub Dt:	05/30/2013
Title:	PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME

Patent #:	8654573	Issue Dt:	02/18/2014	Application #:	13743794	Filing Dt:	01/17/2013
Publication #:	US20130132761	Pub Dt:	05/23/2013
Title:	HIGH BANDWIDTH MEMORY INTERFACE

Patent #:	8754687	Issue Dt:	06/17/2014	Application #:	14023047	Filing Dt:	09/10/2013
Publication #:	US20140009196	Pub Dt:	01/09/2014
Title:	FREQUENCY-DOUBLING DELAY LOCKED LOOP

Assignor

CPPIB CREDIT INVESTMENTS INC.

Exec Dt:

10/28/2020

Assignee

CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.

515 LEGGET DRIVE

SUITE 704

OTTAWA, CANADA K2K 3G4

Correspondence name and address
	CONVERSANT IP MANAGEMENT CORP
	5830 GRANITE PARKWAY #100-247
	SUITE 247
	PLANO, TX 75024

Search Results as of: 05/10/2024 03:24 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6