skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054295/0624   Pages: 74
Recorded: 11/03/2020
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 51
1
Patent #:
Issue Dt:
09/04/2007
Application #:
10694761
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
06/17/2004
Title:
ERROR CORRECTION SCHEME FOR MEMORY
2
Patent #:
Issue Dt:
04/07/2009
Application #:
11583354
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
07/05/2007
Title:
MEMORY WITH OUTPUT CONTROL
3
Patent #:
Issue Dt:
03/29/2011
Application #:
11606827
Filing Dt:
11/30/2006
Publication #:
Pub Dt:
06/05/2008
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
4
Patent #:
Issue Dt:
05/05/2009
Application #:
11637175
Filing Dt:
12/12/2006
Publication #:
Pub Dt:
06/12/2008
Title:
MEMORY SYSTEM AND METHOD WITH SERIAL AND PARALLEL MODES
5
Patent #:
Issue Dt:
12/02/2008
Application #:
11668862
Filing Dt:
01/30/2007
Publication #:
Pub Dt:
07/31/2008
Title:
PHASE DETECTOR CIRCUIT AND METHOD THEREFOR
6
Patent #:
Issue Dt:
04/27/2010
Application #:
11703634
Filing Dt:
02/08/2007
Publication #:
Pub Dt:
08/14/2008
Title:
SIMPLIFIED BIAS CIRCUITRY FOR DIFFERENTIAL BUFFER STAGE WITH SYMMETRIC LOADS
7
Patent #:
Issue Dt:
08/18/2009
Application #:
11711043
Filing Dt:
02/27/2007
Publication #:
Pub Dt:
08/28/2008
Title:
DECODING CONTROL WITH ADDRESS TRANSITION DETECTION IN PAGE ERASE FUNCTION
8
Patent #:
Issue Dt:
03/16/2010
Application #:
11741383
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
10/30/2008
Title:
VOLTAGE LEVEL SHIFTER AND BUFFER USING SAME
9
Patent #:
Issue Dt:
01/12/2010
Application #:
11829410
Filing Dt:
07/27/2007
Publication #:
Pub Dt:
08/21/2008
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
10
Patent #:
Issue Dt:
12/22/2009
Application #:
11830077
Filing Dt:
07/30/2007
Publication #:
Pub Dt:
12/27/2007
Title:
ERROR CORRECTION SCHEME FOR MEMORY
11
Patent #:
Issue Dt:
03/08/2011
Application #:
11840692
Filing Dt:
08/17/2007
Publication #:
Pub Dt:
02/28/2008
Title:
MODULAR COMMAND STRUCTURE FOR MEMORY AND MEMORY SYSTEM
12
Patent #:
Issue Dt:
08/25/2015
Application #:
11873330
Filing Dt:
10/16/2007
Publication #:
Pub Dt:
10/23/2008
Title:
BALANCED PSEUDO-RANDOM BINARY SEQUENCE GENERATOR
13
Patent #:
Issue Dt:
05/31/2011
Application #:
12026825
Filing Dt:
02/06/2008
Publication #:
Pub Dt:
08/07/2008
Title:
SOURCE SIDE ASYMMETRICAL PRECHARGE PROGRAMMING SCHEME
14
Patent #:
Issue Dt:
11/16/2010
Application #:
12134451
Filing Dt:
06/06/2008
Publication #:
Pub Dt:
12/11/2008
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
15
Patent #:
Issue Dt:
02/02/2010
Application #:
12193077
Filing Dt:
08/18/2008
Publication #:
Pub Dt:
12/11/2008
Title:
DELAY LOCKED LOOP CIRCUIT
16
Patent #:
Issue Dt:
11/02/2010
Application #:
12275701
Filing Dt:
11/21/2008
Publication #:
Pub Dt:
03/19/2009
Title:
MEMORY WITH OUTPUT CONTROL
17
Patent #:
Issue Dt:
05/01/2012
Application #:
12412968
Filing Dt:
03/27/2009
Publication #:
Pub Dt:
07/23/2009
Title:
MEMORY SYSTEM AND METHOD WITH SERIAL AND PARALLEL MODES
18
Patent #:
Issue Dt:
07/12/2011
Application #:
12621983
Filing Dt:
11/19/2009
Publication #:
Pub Dt:
03/11/2010
Title:
BIAS GENERATOR PROVIDING FOR LOW POWER, SELF-BIASED DELAY ELEMENT AND DELAY LINE
19
Patent #:
Issue Dt:
10/25/2011
Application #:
12635280
Filing Dt:
12/10/2009
Publication #:
Pub Dt:
07/08/2010
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
20
Patent #:
Issue Dt:
02/22/2011
Application #:
12638309
Filing Dt:
12/15/2009
Publication #:
Pub Dt:
06/24/2010
Title:
DELAY LOCKED LOOP CIRCUIT
21
Patent #:
Issue Dt:
05/17/2011
Application #:
12757406
Filing Dt:
04/09/2010
Publication #:
Pub Dt:
08/05/2010
Title:
INDEPENDENT LINK AND BANK SELECTION
22
Patent #:
Issue Dt:
06/12/2012
Application #:
12882931
Filing Dt:
09/15/2010
Publication #:
Pub Dt:
01/06/2011
Title:
MEMORY WITH OUTPUT CONTROL
23
Patent #:
Issue Dt:
10/11/2011
Application #:
12915796
Filing Dt:
10/29/2010
Publication #:
Pub Dt:
02/24/2011
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
24
Patent #:
Issue Dt:
06/26/2012
Application #:
12986684
Filing Dt:
01/07/2011
Publication #:
Pub Dt:
05/12/2011
Title:
DELAY LOCKED LOOP CIRCUIT
25
Patent #:
Issue Dt:
04/03/2012
Application #:
13032175
Filing Dt:
02/22/2011
Publication #:
Pub Dt:
08/25/2011
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
26
Patent #:
Issue Dt:
03/20/2012
Application #:
13091479
Filing Dt:
04/21/2011
Publication #:
Pub Dt:
08/11/2011
Title:
SOURCE SIDE ASYMMETRICAL PRECHARGE PROGRAMMING SCHEME
27
Patent #:
Issue Dt:
03/05/2013
Application #:
13239813
Filing Dt:
09/22/2011
Publication #:
Pub Dt:
01/26/2012
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
28
Patent #:
Issue Dt:
09/30/2014
Application #:
13248330
Filing Dt:
09/29/2011
Publication #:
Pub Dt:
01/26/2012
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
29
Patent #:
Issue Dt:
09/23/2014
Application #:
13302413
Filing Dt:
11/22/2011
Publication #:
Pub Dt:
03/15/2012
Title:
SYSTEM AND METHOD OF PAGE BUFFER OPERATION FOR MEMORY DEVICES
30
Patent #:
Issue Dt:
09/17/2013
Application #:
13365913
Filing Dt:
02/03/2012
Publication #:
Pub Dt:
10/18/2012
Title:
SOURCE SIDE ASYMMETRICAL PRECHARGE PROGRAMMING SCHEME
31
Patent #:
Issue Dt:
06/04/2013
Application #:
13405645
Filing Dt:
02/27/2012
Publication #:
Pub Dt:
08/23/2012
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
32
Patent #:
Issue Dt:
04/23/2013
Application #:
13463339
Filing Dt:
05/03/2012
Publication #:
Pub Dt:
08/23/2012
Title:
MEMORY WITH OUTPUT CONTROL
33
Patent #:
Issue Dt:
05/27/2014
Application #:
13608605
Filing Dt:
09/10/2012
Publication #:
Pub Dt:
01/03/2013
Title:
INDEPENDENT LINK AND BANK SELECTION
34
Patent #:
Issue Dt:
10/08/2013
Application #:
13757250
Filing Dt:
02/01/2013
Publication #:
Pub Dt:
06/06/2013
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
35
Patent #:
Issue Dt:
02/18/2014
Application #:
13867437
Filing Dt:
04/22/2013
Publication #:
Pub Dt:
09/05/2013
Title:
MEMORY WITH OUTPUT CONTROL
36
Patent #:
Issue Dt:
10/14/2014
Application #:
13873503
Filing Dt:
04/30/2013
Publication #:
Pub Dt:
09/12/2013
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
37
Patent #:
Issue Dt:
07/01/2014
Application #:
14022805
Filing Dt:
09/10/2013
Publication #:
Pub Dt:
01/09/2014
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
38
Patent #:
Issue Dt:
02/09/2016
Application #:
14156047
Filing Dt:
01/15/2014
Publication #:
Pub Dt:
05/15/2014
Title:
MEMORY WITH OUTPUT CONTROL
39
Patent #:
Issue Dt:
12/05/2017
Application #:
14457567
Filing Dt:
08/12/2014
Publication #:
Pub Dt:
02/12/2015
Title:
SYSTEM AND METHOD OF PAGE BUFFER OPERATION FOR MEMORY DEVICES
40
Patent #:
Issue Dt:
03/29/2016
Application #:
14499275
Filing Dt:
09/29/2014
Publication #:
Pub Dt:
01/08/2015
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
41
Patent #:
Issue Dt:
06/07/2016
Application #:
14513006
Filing Dt:
10/13/2014
Publication #:
Pub Dt:
01/29/2015
Title:
Circuit for Clamping Current in a Charge Pump
42
Patent #:
Issue Dt:
12/20/2016
Application #:
14984303
Filing Dt:
12/30/2015
Publication #:
Pub Dt:
07/21/2016
Title:
FLASH MEMORY SYSTEM
43
Patent #:
NONE
Issue Dt:
Application #:
15079085
Filing Dt:
03/24/2016
Publication #:
Pub Dt:
09/22/2016
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
44
Patent #:
Issue Dt:
09/12/2017
Application #:
15174050
Filing Dt:
06/06/2016
Publication #:
Pub Dt:
12/08/2016
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
45
Patent #:
Issue Dt:
10/03/2017
Application #:
15345552
Filing Dt:
11/08/2016
Publication #:
Pub Dt:
03/16/2017
Title:
FLASH MEMORY SYSTEM
46
Patent #:
Issue Dt:
03/31/2020
Application #:
15457680
Filing Dt:
03/13/2017
Publication #:
Pub Dt:
12/20/2018
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
47
Patent #:
Issue Dt:
03/13/2018
Application #:
15674026
Filing Dt:
08/10/2017
Publication #:
Pub Dt:
01/25/2018
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
48
Patent #:
Issue Dt:
05/08/2018
Application #:
15692206
Filing Dt:
08/31/2017
Publication #:
Pub Dt:
12/21/2017
Title:
FLASH MEMORY DEVICE
49
Patent #:
Issue Dt:
05/15/2018
Application #:
15868219
Filing Dt:
01/11/2018
Publication #:
Pub Dt:
05/17/2018
Title:
MEMORY WITH OUTPUT CONTROL
50
Patent #:
Issue Dt:
02/05/2019
Application #:
15892587
Filing Dt:
02/09/2018
Publication #:
Pub Dt:
11/15/2018
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
51
Patent #:
Issue Dt:
03/05/2019
Application #:
15937937
Filing Dt:
03/28/2018
Publication #:
Pub Dt:
09/13/2018
Title:
NON-VOLATILE MEMORY DEVICE
Assignor
1
Exec Dt:
10/28/2020
Assignee
1
515 LEGGET DRIVE
SUITE 704
OTTAWA, CANADA K2K 3G4
Correspondence name and address
CONVERSANT IP MANAGEMENT CORP
5830 GRANITE PARKWAY #100-247
SUITE 247
PLANO, TX 75024

Search Results as of: 05/13/2024 01:35 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT