skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054633/0001   Pages: 1245
Recorded: 11/02/2020
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 8468
Page 19 of 85
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
1
Patent #:
Issue Dt:
05/19/2009
Application #:
11452741
Filing Dt:
06/14/2006
Publication #:
Pub Dt:
12/27/2007
Title:
MAGNETIC TUNNEL JUNCTION WITH ENHANCED MAGNETIC SWITCHING CHARACTERISTICS
2
Patent #:
Issue Dt:
02/22/2011
Application #:
11456326
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
01/10/2008
Title:
STACKING FAULT REDUCTION IN EPITAXIALLY GROWN SILICON
3
Patent #:
Issue Dt:
11/25/2008
Application #:
11456351
Filing Dt:
07/10/2006
Publication #:
Pub Dt:
10/23/2008
Title:
LOW PASS METAL POWDER FILTER
4
Patent #:
Issue Dt:
07/20/2010
Application #:
11458161
Filing Dt:
07/18/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD AND APPARATUS FOR REPAIR OF REFLECTIVE PHOTOMASKS
5
Patent #:
Issue Dt:
06/02/2009
Application #:
11458616
Filing Dt:
07/19/2006
Publication #:
Pub Dt:
05/29/2008
Title:
VIRTUAL POWER RAILS FOR INTEGRATED CIRCUITS
6
Patent #:
Issue Dt:
01/06/2009
Application #:
11458726
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
12/28/2006
Title:
METHOD FOR MAKING INTEGRATED CIRCUIT CHIP HAVING CARBON NANOTUBE COMPOSITE INTERCONNECTION VIAS
7
Patent #:
Issue Dt:
05/18/2010
Application #:
11459316
Filing Dt:
07/21/2006
Publication #:
Pub Dt:
01/24/2008
Title:
SOI DEVICE AND METHOD FOR ITS FABRICATION
8
Patent #:
Issue Dt:
03/18/2008
Application #:
11459968
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
COMPUTER SYSTEM HAVING DAISY CHAINED SELF TIMED MEMORY CHIPS
9
Patent #:
Issue Dt:
03/11/2008
Application #:
11459994
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
02/07/2008
Title:
DAISY CHAINABLE MEMORY CHIP
10
Patent #:
Issue Dt:
12/30/2008
Application #:
11460010
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED DEVICE CONTACTS
11
Patent #:
Issue Dt:
01/27/2009
Application #:
11460011
Filing Dt:
07/26/2006
Publication #:
Pub Dt:
01/31/2008
Title:
INTERCONNECT STRUCTURE FOR BEOL APPLICATIONS
12
Patent #:
Issue Dt:
12/11/2007
Application #:
11460464
Filing Dt:
07/27/2006
Title:
APPARATUS AND METHOD FOR IMPROVING SENSING MARGIN OF ELECTRICALLY PROGRAMMABLE FUSES
13
Patent #:
Issue Dt:
01/20/2009
Application #:
11460537
Filing Dt:
07/27/2006
Publication #:
Pub Dt:
02/01/2007
Title:
MULTIPLE VOLTAGE INTEGRATED CIRCUIT AND DESIGN METHOD THEREFOR
14
Patent #:
Issue Dt:
10/04/2011
Application #:
11460751
Filing Dt:
07/28/2006
Publication #:
Pub Dt:
01/31/2008
Title:
SCAN TESTING IN SINGLE-CHIP MULTICORE SYSTEMS
15
Patent #:
Issue Dt:
02/10/2009
Application #:
11461137
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
INTERCONNECT STRUCTURE AND PROCESS OF MAKING THE SAME
16
Patent #:
Issue Dt:
08/19/2014
Application #:
11461428
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
01/31/2008
Title:
MEMORY CELL SYSTEM WITH MULTIPLE NITRIDE LAYERS
17
Patent #:
Issue Dt:
12/07/2010
Application #:
11462648
Filing Dt:
08/04/2006
Publication #:
Pub Dt:
11/30/2006
Title:
HIGH PERFORMANCE STRAINED CMOS DEVICES
18
Patent #:
Issue Dt:
10/28/2008
Application #:
11464009
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
04/05/2007
Title:
FACILITATING SIMULATION OF A MODEL WITHIN A DISTRIBUTED ENVIRONMENT
19
Patent #:
Issue Dt:
10/21/2008
Application #:
11464090
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
METHOD FOR FABRICATING STRESS ENHANCED MOS CIRCUITS
20
Patent #:
Issue Dt:
09/25/2007
Application #:
11464959
Filing Dt:
08/16/2006
Publication #:
Pub Dt:
12/14/2006
Title:
COMPLIANT PASSIVATED EDGE SEAL FOR LOW-K INTERCONNECT STRUCTURES
21
Patent #:
Issue Dt:
07/06/2010
Application #:
11465639
Filing Dt:
08/18/2006
Publication #:
Pub Dt:
02/21/2008
Title:
SYSTEM AND METHOD FOR SWITCHING DIGITAL CIRCUIT CLOCK NET DRIVER WITHOUT LOSING CLOCK PULSES
22
Patent #:
Issue Dt:
09/07/2010
Application #:
11465663
Filing Dt:
08/18/2006
Publication #:
Pub Dt:
12/14/2006
Title:
METHOD AND APPARATUS FOR INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
23
Patent #:
Issue Dt:
07/01/2008
Application #:
11467294
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
HEAT-SHIELDED LOW POWER PCM-BASED REPROGRAMMABLE EFUSE DEVICE
24
Patent #:
Issue Dt:
12/09/2008
Application #:
11467446
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
12/21/2006
Title:
METHOD AND APPARATUS FOR INCREASE STRAIN EFFECT IN A TRANSISTOR CHANNEL
25
Patent #:
Issue Dt:
05/13/2008
Application #:
11467593
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
01/04/2007
Title:
IMPROVED HDP-BASED ILD CAPPING LAYER
26
Patent #:
Issue Dt:
07/14/2009
Application #:
11467712
Filing Dt:
08/28/2006
Publication #:
Pub Dt:
02/28/2008
Title:
EMBEDDED INTERCONNECTS, AND METHODS FOR FORMING SAME
27
Patent #:
Issue Dt:
07/22/2008
Application #:
11469423
Filing Dt:
08/31/2006
Publication #:
Pub Dt:
04/05/2007
Title:
PHASE LOCKED LOOP AND METHOD FOR ADJUSTING THE FREQUENCY AND PHASE IN THE PHASE LOCKED LOOP
28
Patent #:
Issue Dt:
11/03/2009
Application #:
11470024
Filing Dt:
09/05/2006
Publication #:
Pub Dt:
05/31/2007
Title:
TECHNIQUE FOR INCREASING ADHESION OF METALLIZATION LAYERS BY PROVIDING DUMMY VIAS
29
Patent #:
Issue Dt:
10/19/2010
Application #:
11473338
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
01/10/2008
Title:
GRADED SPIN-ON ORGANIC ANTIREFLECTIVE COATING FOR PHOTOLITHOGRAPHY
30
Patent #:
Issue Dt:
12/02/2008
Application #:
11473757
Filing Dt:
06/23/2006
Publication #:
Pub Dt:
10/26/2006
Title:
ULTRA THIN BODY FULLY-DEPLETED SOI MOSFETS
31
Patent #:
Issue Dt:
11/11/2008
Application #:
11475675
Filing Dt:
06/26/2006
Publication #:
Pub Dt:
12/27/2007
Title:
INTEGRATED CIRCUIT DESIGN SYSTEM
32
Patent #:
Issue Dt:
06/08/2010
Application #:
11478695
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/03/2008
Title:
APPARATUS AND METHOD FOR WIRELESS NETWORK PARAMETER LOGGING AND REPORTING WITHIN A PORTABLE DEVICE HAVING WIRELESS COMMUNICATION FUNCTIONALITY
33
Patent #:
Issue Dt:
04/27/2010
Application #:
11478901
Filing Dt:
06/30/2006
Title:
INTEGRATED CIRCUIT HAVING AFTER MARKET MODIFIABLE PERFORMANCE
34
Patent #:
Issue Dt:
05/11/2010
Application #:
11479485
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/03/2008
Title:
METHOD AND APPARATUS FOR AUTOMATIC UNCERTAINTY-BASED MANAGEMENT FEEDBACK CONTROLLER
35
Patent #:
Issue Dt:
01/06/2009
Application #:
11481120
Filing Dt:
07/05/2006
Publication #:
Pub Dt:
11/09/2006
Title:
CONCURRENT FIN-FET AND THICK BODY DEVICE FABRICATION
36
Patent #:
Issue Dt:
10/13/2009
Application #:
11481514
Filing Dt:
07/06/2006
Publication #:
Pub Dt:
11/30/2006
Title:
TRENCH TYPE BURIED ON-CHIP PRECISION PROGRAMMABLE RESISTOR
37
Patent #:
Issue Dt:
08/10/2010
Application #:
11490248
Filing Dt:
07/21/2006
Publication #:
Pub Dt:
07/08/2010
Title:
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
38
Patent #:
Issue Dt:
10/23/2007
Application #:
11492455
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
11/23/2006
Title:
METHOD OF FABRICATING STRAINED CHANNEL FIELD EFFECT TRANSISTOR PAIR HAVING UNDERLAPPED DUAL LINERS
39
Patent #:
Issue Dt:
02/15/2011
Application #:
11496383
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
12/30/2010
Title:
ULTRA-SENSITIVE DETECTION TECHNIQUES
40
Patent #:
Issue Dt:
09/02/2008
Application #:
11498009
Filing Dt:
08/01/2006
Publication #:
Pub Dt:
11/30/2006
Title:
POWER GATING TECHNIQUES ABLE TO HAVE DATA RETENTION AND VARIABILITY IMMUNITY PROPERTIES
41
Patent #:
Issue Dt:
04/14/2009
Application #:
11498689
Filing Dt:
08/03/2006
Publication #:
Pub Dt:
02/07/2008
Title:
VERSATILE SI-BASED PACKAGING WITH INTEGRATED PASSIVE COMPONENTS FOR MMWAVE APPLICATIONS
42
Patent #:
Issue Dt:
07/22/2008
Application #:
11499220
Filing Dt:
08/04/2006
Publication #:
Pub Dt:
06/28/2007
Title:
STRUCTURE TO IMPROVE ADHESION BETWEEN TOP CVD LOW-K DIELECTRIC AND DIELECTRIC CAPPING LAYER
43
Patent #:
Issue Dt:
06/02/2009
Application #:
11503390
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/15/2007
Title:
CONTROLLING AN I/O MMU
44
Patent #:
Issue Dt:
06/29/2010
Application #:
11503700
Filing Dt:
08/14/2006
Publication #:
Pub Dt:
02/14/2008
Title:
SYSTEM AND METHOD FOR LIMITING PROCESSOR PERFORMANCE
45
Patent #:
Issue Dt:
11/17/2009
Application #:
11506827
Filing Dt:
08/21/2006
Publication #:
Pub Dt:
05/03/2007
Title:
HYDRAZINE-FREE SOLUTION DEPOSITION OF CHALCOGENIDE FILMS
46
Patent #:
Issue Dt:
04/23/2013
Application #:
11512000
Filing Dt:
08/29/2006
Publication #:
Pub Dt:
03/06/2008
Title:
ASYMMETRIC TRANSISTOR
47
Patent #:
Issue Dt:
08/24/2010
Application #:
11518843
Filing Dt:
09/11/2006
Publication #:
Pub Dt:
03/13/2008
Title:
SYSTEM FOR CONTROLLING HIGH-SPEED BIDIRECTIONAL COMMUNICATION
48
Patent #:
Issue Dt:
08/16/2011
Application #:
11519176
Filing Dt:
09/11/2006
Publication #:
Pub Dt:
03/13/2008
Title:
NANOWIRE MOSFET WITH DOPED EPITAXIAL CONTACTS FOR SOURCE AND DRAIN
49
Patent #:
Issue Dt:
07/14/2009
Application #:
11519680
Filing Dt:
09/12/2006
Publication #:
Pub Dt:
01/11/2007
Title:
CHARGE MODULATION NETWORK FOR MULTIPLE POWER DOMAINS FOR SILICON-ON-INSULATOR TECHNOLOGY
50
Patent #:
Issue Dt:
01/10/2012
Application #:
11521219
Filing Dt:
09/14/2006
Title:
METAL-INSULATOR-METAL-INSULATOR-METAL (MIMIM) MEMORY DEVICE
51
Patent #:
Issue Dt:
03/09/2010
Application #:
11522873
Filing Dt:
09/18/2006
Publication #:
Pub Dt:
01/21/2010
Title:
CIRCUITS AND METHODS FOR HIGH-EFFICIENCY ON-CHIP POWER DETECTION
52
Patent #:
Issue Dt:
04/14/2009
Application #:
11528253
Filing Dt:
09/27/2006
Publication #:
Pub Dt:
03/27/2008
Title:
METAL CAGE STRUCTURE AND METHOD FOR EMI SHIELDING
53
Patent #:
Issue Dt:
08/31/2010
Application #:
11530145
Filing Dt:
09/08/2006
Publication #:
Pub Dt:
03/13/2008
Title:
DUAL STORAGE NODE MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
54
Patent #:
Issue Dt:
10/21/2008
Application #:
11531298
Filing Dt:
09/13/2006
Publication #:
Pub Dt:
03/13/2008
Title:
METHOD AND STRUCTURE FOR INTEGRATING MIM CAPACITORS WITHIN DUAL DAMASCENE PROCESSING TECHNIQUES
55
Patent #:
Issue Dt:
11/09/2010
Application #:
11531437
Filing Dt:
09/13/2006
Publication #:
Pub Dt:
05/31/2007
Title:
METHOD FOR FORMING SOLDER BALLS WITH A STABLE OXIDE LAYER BY CONTROLLING THE REFLOW AMBIENT
56
Patent #:
Issue Dt:
11/25/2008
Application #:
11532207
Filing Dt:
09/15/2006
Publication #:
Pub Dt:
03/20/2008
Title:
FIELD EFFECT TRANSISTOR WITH RAISED SOURCE/DRAIN FIN STRAPS
57
Patent #:
Issue Dt:
08/14/2012
Application #:
11532599
Filing Dt:
09/18/2006
Publication #:
Pub Dt:
10/07/2010
Title:
BONDING OF SUBSTRATES INCLUDING METAL-DIELECTRIC PATTERNS WITH METAL RAISED ABOVE DIELECTRIC
58
Patent #:
Issue Dt:
10/21/2008
Application #:
11534070
Filing Dt:
09/21/2006
Publication #:
Pub Dt:
04/10/2008
Title:
FLOATING BODY CONTROL IN SOI DRAM
59
Patent #:
Issue Dt:
09/30/2008
Application #:
11534526
Filing Dt:
09/22/2006
Publication #:
Pub Dt:
01/25/2007
Title:
METHOD AND STRUCTURE FOR FORMING STRAINED SI FOR CMOS DEVICES
60
Patent #:
Issue Dt:
03/02/2010
Application #:
11536114
Filing Dt:
09/28/2006
Publication #:
Pub Dt:
04/17/2008
Title:
METHODS FOR FABRICATING MULTIPLE FINGER TRANSISTORS
61
Patent #:
Issue Dt:
10/04/2011
Application #:
11537497
Filing Dt:
09/29/2006
Publication #:
Pub Dt:
04/03/2008
Title:
CONNECTION MANAGER WITH LOCATION LEARNING
62
Patent #:
Issue Dt:
04/14/2009
Application #:
11538567
Filing Dt:
10/04/2006
Publication #:
Pub Dt:
12/20/2007
Title:
CHIP SYSTEM ARCHITECTURE FOR PERFORMANCE ENHANCEMENT, POWER REDUCTION AND COST REDUCTION
63
Patent #:
Issue Dt:
09/01/2009
Application #:
11538872
Filing Dt:
10/05/2006
Publication #:
Pub Dt:
04/10/2008
Title:
DISTINGUISHING BETWEEN DOPANT AND LINE WIDTH VARIATION COMPONENTS
64
Patent #:
Issue Dt:
06/15/2010
Application #:
11539803
Filing Dt:
10/09/2006
Publication #:
Pub Dt:
06/19/2008
Title:
METHOD AND APPARATUS FOR COMPENSATING METROLOGY DATA FOR SITE BIAS PRIOR TO FILTERING
65
Patent #:
Issue Dt:
09/02/2008
Application #:
11539917
Filing Dt:
10/10/2006
Publication #:
Pub Dt:
08/02/2007
Title:
METHOD AND SYSTEM FOR MEASUREMENT DATA EVALUATION IN SEMICONDUCTOR PROCESSING BY CORRELATION-BASED DATA FILTERING
66
Patent #:
Issue Dt:
08/21/2012
Application #:
11548328
Filing Dt:
10/11/2006
Publication #:
Pub Dt:
04/17/2008
Title:
IMAGE PROCESSING USING MULTIPLE IMAGE DEVICES
67
Patent #:
Issue Dt:
04/08/2008
Application #:
11550941
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
08/30/2007
Title:
TECHNIQUE FOR FORMING A STRAINED TRANSISTOR BY A LATE AMORPHIZATION AND DISPOSABLE SPACERS
68
Patent #:
Issue Dt:
10/13/2009
Application #:
11552582
Filing Dt:
10/25/2006
Publication #:
Pub Dt:
05/01/2008
Title:
METHODS FOR FABRICATING A STRESS ENHANCED MOS TRANSISTOR
69
Patent #:
Issue Dt:
10/21/2008
Application #:
11552771
Filing Dt:
10/25/2006
Publication #:
Pub Dt:
03/01/2007
Title:
METHOD FOR MAKING INTEGRATED CIRCUIT CHIP UTILIZING ORIENTED CARBON NANOTUBE CONDUCTIVE LAYERS
70
Patent #:
Issue Dt:
04/08/2008
Application #:
11553072
Filing Dt:
10/26/2006
Publication #:
Pub Dt:
03/08/2007
Title:
METHOD OF FORMING A MOSFET WITH DUAL WORK FUNCTION MATERIALS
71
Patent #:
Issue Dt:
01/01/2013
Application #:
11554079
Filing Dt:
10/30/2006
Publication #:
Pub Dt:
05/01/2008
Title:
SELF-ASSEMBLED LAMELLAR MICRODOMAINS AND METHOD OF ALIGNMENT
72
Patent #:
Issue Dt:
12/01/2009
Application #:
11554612
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
REDUCED LEAKAGE INTERCONNECT STRUCTURE
73
Patent #:
Issue Dt:
12/23/2014
Application #:
11556746
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
05/08/2008
Title:
CHANGING DEVICE FUNCTIONALITY USING ENVIRONMENT CONDITIONS
74
Patent #:
Issue Dt:
03/29/2011
Application #:
11556755
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
08/07/2008
Title:
STRUCTURE FOR AND METHOD OF FABRICATING A HIGH-SPEED CMOS-COMPATIBLE GE-ON-INSULATOR PHOTODETECTOR
75
Patent #:
Issue Dt:
06/09/2009
Application #:
11556844
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
05/29/2008
Title:
SEMICONDUCTOR STRUCTURE WITH MULTIPLE FINS HAVING DIFFERENT CHANNEL REGION HEIGHTS AND METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE
76
Patent #:
Issue Dt:
07/22/2008
Application #:
11556882
Filing Dt:
11/06/2006
Publication #:
Pub Dt:
06/05/2008
Title:
CML DELAY CELL WITH LINEAR RAIL-TO-RAIL TUNING RANGE AND CONSTANT OUTPUT SWING
77
Patent #:
Issue Dt:
03/23/2010
Application #:
11557509
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
04/19/2007
Title:
TRANSISTOR HAVING HIGH MOBILITY CHANNEL AND METHODS
78
Patent #:
Issue Dt:
10/12/2010
Application #:
11557745
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
05/03/2007
Title:
DIGITAL MEASURING SYSTEM AND METHOD FOR INTEGRATED CIRCUIT CHIP OPERATING PARAMETERS
79
Patent #:
Issue Dt:
02/01/2011
Application #:
11558289
Filing Dt:
11/09/2006
Publication #:
Pub Dt:
05/15/2008
Title:
OPTICAL MODULATOR USING A SERPENTINE DIELECTRIC LAYER BETWEEN SILICON LAYERS
80
Patent #:
Issue Dt:
04/27/2010
Application #:
11558480
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
INTEGRATION OF A SIGE- OR SIGEC-BASED HBT WITH A SIGE- OR SIGEC-STRAPPED SEMICONDUCTOR DEVICE
81
Patent #:
Issue Dt:
07/21/2009
Application #:
11558974
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
METHOD FOR ETCHING SINGLE-CRYSTAL SEMICONDUCTOR SELECTIVE TO AMORPHOUS/POLYCRYSTALLINE SEMICONDUCTOR AND STRUCTURE FORMED BY SAME
82
Patent #:
Issue Dt:
01/18/2011
Application #:
11559049
Filing Dt:
11/13/2006
Publication #:
Pub Dt:
05/15/2008
Title:
FILTERING AND REMAPPING INTERRUPTS
83
Patent #:
Issue Dt:
12/30/2008
Application #:
11559460
Filing Dt:
11/14/2006
Publication #:
Pub Dt:
05/15/2008
Title:
PROCESS FOR FABRICATION OF FINFETS
84
Patent #:
Issue Dt:
05/26/2009
Application #:
11560019
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
IMAGE SENSOR INCLUDING SPATIALLY DIFFERENT ACTIVE AND DARK PIXEL INTERCONNECT PATTERNS
85
Patent #:
Issue Dt:
08/24/2010
Application #:
11560882
Filing Dt:
11/17/2006
Publication #:
Pub Dt:
05/22/2008
Title:
CMOS IMAGER ARRAY WITH RECESSED DIELECTRIC
86
Patent #:
Issue Dt:
02/23/2010
Application #:
11562550
Filing Dt:
11/22/2006
Publication #:
Pub Dt:
05/22/2008
Title:
INTERCONNECT STRUCTURES WITH IMPROVED ELECTROMIGRATION RESISTANCE AND METHODS FOR FORMING SUCH INTERCONNECT STRUCTURES
87
Patent #:
Issue Dt:
12/16/2008
Application #:
11564875
Filing Dt:
11/30/2006
Publication #:
Pub Dt:
06/05/2008
Title:
CHIP SEAL RING FOR ENHANCING THE OPERATION OF AN ON-CHIP LOOP ANTENNA
88
Patent #:
Issue Dt:
02/02/2010
Application #:
11564961
Filing Dt:
11/30/2006
Publication #:
Pub Dt:
06/05/2008
Title:
TRIPLE GATE AND DOUBLE GATE FINFETS WITH DIFFERENT VERTICAL DIMENSION FINS
89
Patent #:
Issue Dt:
04/13/2010
Application #:
11565793
Filing Dt:
12/01/2006
Publication #:
Pub Dt:
06/05/2008
Title:
LOW DEFECT SI:C LAYER WITH RETROGRADE CARBON PROFILE
90
Patent #:
Issue Dt:
02/09/2010
Application #:
11566840
Filing Dt:
12/05/2006
Publication #:
Pub Dt:
11/01/2007
Title:
TRANSISTOR HAVING AN EMBEDDED TENSILE STRAIN LAYER WITH REDUCED OFFSET TO THE GATE ELECTRODE AND A METHOD FOR FORMING THE SAME
91
Patent #:
Issue Dt:
04/06/2010
Application #:
11590286
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
06/19/2008
Title:
MEMORY CONTROLLER INCLUDING A DUAL-MODE MEMORY INTERCONNECT
92
Patent #:
Issue Dt:
12/28/2010
Application #:
11590290
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
MEMORY SYSTEM INCLUDING ASYMMETRIC HIGH-SPEED DIFFERENTIAL MEMORY INTERCONNECT
93
Patent #:
Issue Dt:
05/25/2010
Application #:
11595085
Filing Dt:
11/10/2006
Publication #:
Pub Dt:
05/15/2008
Title:
EUV PELLICLE WITH INCREASED EUV LIGHT TRANSMITTANCE
94
Patent #:
Issue Dt:
07/19/2011
Application #:
11608948
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
06/12/2008
Title:
SYSTEMS AND ARRANGEMENTS FOR CLOCK AND DATA RECOVERY IN COMMUNICATIONS
95
Patent #:
Issue Dt:
02/01/2011
Application #:
11610191
Filing Dt:
12/13/2006
Publication #:
Pub Dt:
06/19/2008
Title:
COMMAND PACKET PACKING TO MITIGATE CRC OVERHEAD
96
Patent #:
Issue Dt:
11/23/2010
Application #:
11610219
Filing Dt:
12/13/2006
Publication #:
Pub Dt:
06/19/2008
Title:
PARTIAL CRC INSERTION IN DATA PACKETS FOR EARLY FORWARDING
97
Patent #:
Issue Dt:
06/16/2009
Application #:
11610567
Filing Dt:
12/14/2006
Publication #:
Pub Dt:
06/19/2008
Title:
LATCH PLACEMENT FOR HIGH PERFORMANCE AND LOW POWER CIRCUITS
98
Patent #:
Issue Dt:
11/16/2010
Application #:
11612501
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
PROGRAMMABLE-RESISTANCE MEMORY CELL
99
Patent #:
Issue Dt:
01/26/2010
Application #:
11612631
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
PROGRAMMABLE VIA STRUCTURE AND METHOD OF FABRICATING SAME
100
Patent #:
Issue Dt:
07/08/2008
Application #:
11612809
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
HIGH PERFORMANCE SINGLE EVENT UPSET HARDENED SRAM CELL
Assignor
1
Exec Dt:
10/22/2020
Assignee
1
2600 GREAT AMERICA WAY
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
GLOBALFOUNDRIES SINGAPORE PTE. LTD.
60 WOODLANDS INDUSTRIAL PARK D STREET 2,
SINGAPORE, 738406 SINGAPORE

Search Results as of: 05/11/2024 10:02 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT