|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11614799
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
ANTIREFLECTIVE HARDMASK AND USES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11615982
|
Filing Dt:
|
12/24/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WITH AN AMPLIFIED CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11616860
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
LITHOGRAPHIC MASK AND METHODS FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11619019
|
Filing Dt:
|
01/02/2007
|
Title:
|
PHASE SHIFTING AND COMBINING ARCHITECTURE FOR PHASED ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11619264
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
REVERSIBLE ELECTRIC FUSE AND ANTIFUSE STRUCTURES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11619511
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
STRAINED-SILICON CMOS DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11619637
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
SPATIALLY LOCATING RFID TAGS USING MULTIPLE READERS AND CORRECTION FACTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11619691
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
DATA-DRIVEN FINITE STATE MACHINE ENGINE FOR FLOW CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11619928
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
PATTERNED METAL THERMAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
11620138
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
SCALED-DOWN PHASE CHANGE MEMORY CELL IN RECESSED HEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11620242
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH SILICIDED SUB-COLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11620282
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
HIERARCHICAL 2T-DRAM WITH SELF-TIMED SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11620297
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
HIERARCHICAL SIX-TRANSISTOR SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11620423
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHODS FOR FABRICATING SILICON CARRIERS WITH CONDUCTIVE THROUGH-VIAS WITH LOW STRESS AND LOW DEFECT DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11620445
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
MEMORY STORAGE DEVICES COMPRISING DIFFERENT FERROMAGNETIC MATERIAL LAYERS, AND METHODS OF MAKING AND USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11620480
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
FORMATION OF NANOSTRUCTURES COMPRISING COMPOSITIONALLY MODULATED FERROMAGNETIC LAYERS BY PULSED ECD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11621228
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
CURVED FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11621383
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
PSEUDO-STRING BASED PATTERN RECOGNITION IN L3GO DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11622057
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM IMPROVED ISOLATION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
11622166
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR ON-CHIP PHASE ERROR MEASUREMENT TO DETERMINE JITTER IN PHASE-LOCKED LOOPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11622172
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
MEMORY CELL WITH INDEPENDENT-GATE CONTROLLED ACCESS DEVICES AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11622445
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
ASYNCHRONOUS DATA INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11622586
|
Filing Dt:
|
01/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
METHODS FOR FORMING DUAL FULLY SILICIDED GATES OVER FINS OF FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11622812
|
Filing Dt:
|
01/12/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
DRAIN-PUMPED SUB-HARMONIC MIXER FOR MILLIMETER WAVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11623164
|
Filing Dt:
|
01/15/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH FIELD SHIELD AND METHOD OF FORMING THE STRUCTURE.
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11623434
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
MULTI-PORT DYNAMIC MEMORY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11623500
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
ADDRESS TRANSLATION FOR INPUT/OUTPUT (I/O) DEVICES AND INTERRUPT REMAPPING FOR I/O DEVICES IN AN I/O MEMORY MANAGEMENT UNIT (IOMMU)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11623541
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
GRAPH-BASED PATTERN MATCHING IN L3GO DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11623626
|
Filing Dt:
|
01/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
VIRTUALIZING AN IOMMU
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11623882
|
Filing Dt:
|
01/17/2007
|
Title:
|
PRE-EPITAXIAL DISPOSABLE SPACER INTEGRATION SCHEME WITH VERY LOW TEMPERATURE SELECTIVE EPITAXY FOR ENHANCED DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11624990
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHOD FOR THE SEMI-AUTOMATIC EDITING OF TIMED AND ANNOTATED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11625883
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
MIM CAPACITOR AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11626360
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHODS FOR REMOVING PHOTORESIST FROM SEMICONDUCTOR STRUCTURES HAVING HIGH-K DIELECTRIC MATERIAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11626548
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
AIR GAP UNDER ON-CHIP PASSIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
11626967
|
Filing Dt:
|
01/25/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR DEVELOPING EMBEDDED SOFTWARE IN-SITU
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11627723
|
Filing Dt:
|
01/26/2007
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ELECTRONICALLY PROGRAMMABLE ANTIFUSE AND CIRCUITS MADE THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
11636336
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHOD FOR ROBUST STATISTICAL SEMICONDUCTOR DEVICE MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
11641647
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
Method of depositing copper using physical vapor deposition
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11646053
|
Filing Dt:
|
12/26/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
EUV PELLICLE AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11649041
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
HEAT TRANSFER DEVICE IN A ROTATING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11650883
|
Filing Dt:
|
01/08/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
SILICON BASED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
11657000
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
PREVENTION AND CONTROL OF INTERMETALLIC ALLOY INCLUSIONS THAT FORM DURING REFLOW OF PB FREE, SN RICH, SOLDERS IN CONTACTS IN MICROELECTRONIC PACKAGING IN INTEGRATED CIRCUIT CONTACT STRUCTURES WHERE ELECTROLESS NI(P) METALLIZATION IS PRESENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11668224
|
Filing Dt:
|
01/29/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
FABRICATION OF PHASE CHANGE MEMORY ELEMENT WITH PHASE-CHANGE ELECTRODES USING CONFORMAL DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11669175
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
PELLICLE FILM OPTIMIZED FOR IMMERSION LITHOGRAPHY SYSTEMS WITH NA>1
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11669250
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
ELECTRONIC CIRCUIT FOR MEASUREMENT OF TRANSISTOR VARIABILITY AND THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11669401
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHODS FOR FABRICATING LOW CONTACT RESISTANCE CMOS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
11670017
|
Filing Dt:
|
02/01/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHODS, SYSTEMS, AND COMPUTER PROGRAM PRODUCTS FOR USING DIRECT MEMORY ACCESS TO INITIALIZE A PROGRAMMABLE LOGIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11670621
|
Filing Dt:
|
02/02/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
SYSTEMS AND METHODS FOR CONTROLLING POSITION OF CHARGED POLYMER INSIDE NANOPORE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11670778
|
Filing Dt:
|
02/02/2007
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHODS OF FORMING LOW-K DIELECTRIC LAYERS CONTAINING CARBON NANOSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11671599
|
Filing Dt:
|
02/06/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT FAILURE PREDICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11671795
|
Filing Dt:
|
02/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND STRUCTURE TO CREATE MULTIPLE DEVICE WIDTHS IN FINFET TECHNOLOGY IN BOTH BULK AND SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11672110
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
PROGRAMMABLE FUSE/NON-VOLATILE MEMORY STRUCTURES USING EXTERNALLY HEATED PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11672309
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR CALIBRATING OUTPUT VOLTAGE LEVELS ASSOCIATED WITH CURRENT-INTEGRATING SUMMING AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11673901
|
Filing Dt:
|
02/12/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METAL GATES WITH LOW CHARGE TRAPPING AND ENHANCED DIELECTRIC RELIABILITY CHARACTERISTICS FOR HIGH-K GATE DIELECTRIC STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11674292
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
SINGLE-ENDED MEMORY CELL WITH IMPROVED READ STABILITY AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
11674362
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
DRAIN/SOURCE EXTENSION STRUCTURE OF A FIELD EFFECT TRANSISTOR WITH REDUCED BORON DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11674566
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
REDIRECT RECOVERY CACHE THAT RECEIVES BRANCH MISPREDICTION REDIRECTS AND CACHES INSTRUCTIONS TO BE DISPATCHED IN RESPONSE TO THE REDIRECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11674598
|
Filing Dt:
|
02/13/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHODOLOGIES AND ANALYTICS TOOLS FOR IDENTIFYING WHITE SPACE OPPORTUNITIES IN A GIVEN INDUSTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11674713
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
TRANSISTOR HAVING A CHANNEL WITH BIAXIAL STRAIN INDUCED BY SILICON/GERMANIUM IN THE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11676674
|
Filing Dt:
|
02/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR PLASMA INDUCED MODIFICATION AND IMPROVEMENT OF CRITICAL DIMENSION UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11677207
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING GATE ELECTRODE HAVING LATERALLY VARIABLE WORK FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11679242
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
OVER TEMPERATURE DETECTION APPARATUS AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11679785
|
Filing Dt:
|
02/27/2007
|
Title:
|
RECTIFYING ELEMENT FOR A CROSSPOINT BASED MEMORY ARRAY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
11679869
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
RADIATION HARDENED FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
11680221
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
FINFET WITH REDUCED GATE TO FIN OVERLAY SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11681454
|
Filing Dt:
|
03/02/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
METHOD OF FORMING PIXEL SENSOR CELL HAVING REDUCED PINNING LAYER BARRIER POTENTIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11682554
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
ENHANCED TRANSISTOR PERFORMANCE BY NON-CONFORMAL STRESSED LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
11684731
|
Filing Dt:
|
03/12/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
TAPERED EDGE EXPOSURE FOR REMOVAL OF MATERIAL FROM A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11685458
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
CMOS STRUCTURE INCLUDING DIFFERENTIAL CHANNEL STRESSING LAYER COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11685558
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
ADVANCED HIGH-K GATE STACK PATTERNING AND STRUCTURE CONTAINING A PATTERNED HIGH-K GATE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11686972
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
PUMP STRUCTURES INTEGRAL TO A FLUID FILLED HEAT TRANSFER APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11687037
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
THERMAL PILLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11687245
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
HIGH DYNAMIC RANGE IMAGING CELL WITH ELECTRONIC SHUTTER EXTENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11687529
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SOCKET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11688562
|
Filing Dt:
|
03/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
VERTICAL TRENCH MEMORY CELL WITH INSULATING RING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11688946
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
FORMATION OF TRANSISTOR HAVING A STRAINED CHANNEL REGION INCLUDING A PERFORMANCE ENHANCING MATERIAL COMPOSITION UTILIZING A MASK PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11690181
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
THROUGH-WAFER VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11690295
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
ORIENTING, POSITIONING, AND FORMING NANOSCALE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11690619
|
Filing Dt:
|
03/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
REVERSE CONCATENATION FOR PRODUCT CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
11690975
|
Filing Dt:
|
03/26/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
SILICON ON INSULATOR (SOI) FIELD EFFECT TRANSISTORS (FETS) WITH ADJACENT BODY CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11694025
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
MULTI-BIT MEMORY ERROR DETECTION AND CORRECTION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11694104
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INTEGRATION SCHEMES FOR FABRICATING POLYSILICON GATE MOSFET AND HIGH-K DIELECTRIC METAL GATE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11696331
|
Filing Dt:
|
04/04/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
FINFET BODY CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11697036
|
Filing Dt:
|
04/05/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
ENHANCED SENSING IN A HIERARCHICAL MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11701377
|
Filing Dt:
|
02/02/2007
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
11709718
|
Filing Dt:
|
02/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
Optical polarizer with nanotube array
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11711925
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
BRANCH PREDICTOR DIRECTED PREFETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11717518
|
Filing Dt:
|
03/13/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
EUV DEBRIS MITIGATION FILTER AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11724774
|
Filing Dt:
|
03/16/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHODS AND SYSTEMS FOR RECOVERING DATA IN A NONVOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
11726433
|
Filing Dt:
|
03/22/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
Method for forming a high resolution resist pattern on a semiconductor wafer
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
11732340
|
Filing Dt:
|
04/02/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
LASER BEAM FORMATTING MODULE AND METHOD FOR FABRICATING SEMICONDUCTOR DIES USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11733406
|
Filing Dt:
|
04/10/2007
|
Title:
|
COUPLING ELEMENT ALIGNMENT USING WAVEGUIDE FIDUCIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11733523
|
Filing Dt:
|
04/10/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
FOUR-TERMINAL PROGRAMMABLE VIA-CONTAINING STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11733935
|
Filing Dt:
|
04/11/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
INTEGRATION APPROACH TO FORM THE CORE FLOATING GATE FOR FLASH MEMORY USING AN AMORPHOUS CARBON HARD MASK AND ARF LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
11736188
|
Filing Dt:
|
04/17/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
OHT ACCESSIBLE HIGH DENSITY STOCKER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11736796
|
Filing Dt:
|
04/18/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
TRENCH STRUCTURE AND METHOD OF FORMING THE TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11739979
|
Filing Dt:
|
04/25/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
METHOD OF MAKING ELECTRICALLY PROGRAMMABLE FUSE FOR SILICON-ON-INSULATOR (SOI) TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11740072
|
Filing Dt:
|
04/25/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
METHOD FOR REDUCING CRYSTAL DEFECTS IN TRANSISTORS WITH RE-GROWN SHALLOW JUNCTIONS BY APPROPRIATELY SELECTING CRYSTALLINE ORIENTATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11741845
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR INTEGRATED CIRCUIT DEVICE DESIGN AND MANUFACTURE USING OPTICAL RULE CHECKING TO SCREEN RESOLUTION ENHANCEMENT TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11742029
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
PARALLEL INSTRUCTION PROCESSING AND OPERAND INTEGRITY VERIFICATION
|
|