|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12411397
|
Filing Dt:
|
03/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
|
Title:
|
REFLECTION-TYPE PHASE SHIFTER HAVING REFLECTION LOADS IMPLEMENTED USING TRANSMISSION LINES AND PHASED-ARRAY RECEIVER/TRANSMITTER UTILIZING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12411612
|
Filing Dt:
|
03/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
ESD NETWORK CIRCUIT WITH A THROUGH WAFER VIA STRUCTURE AND A METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12413174
|
Filing Dt:
|
03/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
METHOD OF FORMING FIN STRUCTURES USING A SACRIFICIAL ETCH STOP LAYER ON BULK SEMICONDUCTOR MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12413836
|
Filing Dt:
|
03/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
|
Title:
|
STRUCTURE AND METHOD OF FABRICATING FINFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12416754
|
Filing Dt:
|
04/01/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
INCREMENTAL TIMING OPTIMIZATION AND PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12417954
|
Filing Dt:
|
04/03/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
GATE PATTERNING OF NANO-CHANNEL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12419377
|
Filing Dt:
|
04/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
ON-CHIP LEAKAGE CURRENT MODELING AND MEASUREMENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
12419403
|
Filing Dt:
|
04/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
METHOD TO MITIGATE RESIST PATTERN CRITICAL DIMENSION VARIATION IN A DOUBLE-EXPOSURE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12419500
|
Filing Dt:
|
04/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE COMPRISING ISOLATION TRENCHES INDUCING DIFFERENT TYPES OF STRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12420157
|
Filing Dt:
|
04/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
ON-CHIP EMBEDDED THERMAL ANTENNA FOR CHIP COOLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12420589
|
Filing Dt:
|
04/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR DETERMINING A RETENTION BEHAVIOR FOR AT LEAST ONE BLOCK OF A MEMORY DEVICE HAVING FINITE ENDURANCE AND/OR RETENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12420628
|
Filing Dt:
|
04/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR ANALYZING MONITOR DATA INFORMATION FROM A PLURALITY OF MEMORY DEVICES HAVING FINITE ENDURANCE AND/OR RETENTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12422420
|
Filing Dt:
|
04/13/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
METHODOLOGY FOR CORRELATED MEMORY FAIL ESTIMATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12422664
|
Filing Dt:
|
04/13/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR PACKAGING INTEGRATED CIRCUIT CHIPS WITH ANTENNAS FORMED FROM PACKAGE LEAD WIRES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12423055
|
Filing Dt:
|
04/14/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
IMAGE SENSOR INCLUDING SPATIALLY DIFFERENT ACTIVE AND DARK PIXEL INTERCONNECT PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12423236
|
Filing Dt:
|
04/14/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
DUAL METAL AND DUAL DIELECTRIC INTEGRATION FOR METAL HIGH-K FETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12423254
|
Filing Dt:
|
04/14/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
PROCESS FOR WET SINGULATION USING A DICING SINGULATION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12423835
|
Filing Dt:
|
04/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
ON CHIP SLOW-WAVE STRUCTURE, METHOD OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12424001
|
Filing Dt:
|
04/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
METAL WIRING STRUCTURES FOR UNIFORM CURRENT DENSITY IN C4 BALLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12424110
|
Filing Dt:
|
04/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
CIRCUIT STRUCTURE AND DESIGN STRUCTURE FOR AN OPTIONALLY SWITCHABLE ON-CHIP SLOW WAVE TRANSMISSION LINE BAND-STOP FILTER AND A METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12424833
|
Filing Dt:
|
04/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
COUPLING ELEMENT ALIGNMENT USING WAVEGUIDE FIDUCIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12425462
|
Filing Dt:
|
04/17/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
|
Title:
|
THREE-DIMENSIONAL TRANSISTOR WITH DOUBLE CHANNEL CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12425603
|
Filing Dt:
|
04/17/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
PHYSICAL DESIGN SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12426457
|
Filing Dt:
|
04/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
HIGH-K METAL GATE CMOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12426467
|
Filing Dt:
|
04/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
MOSFET INCLUDING EPITAXIAL HALO REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12426561
|
Filing Dt:
|
04/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
VERTICAL INTEGRATED CIRCUIT SWITCHES, DESIGN STRUCTURE AND METHODS OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12426827
|
Filing Dt:
|
04/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
METHODS FOR FABRICATING FINFET SEMICONDUCTOR DEVICES USING PLANARIZED SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12427484
|
Filing Dt:
|
04/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
HIGH DENSITY TERNARY CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12431259
|
Filing Dt:
|
04/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
|
Title:
|
UNIVERSAL INTER-LAYER INTERCONNECT FOR MULTI-LAYER SEMICONDUCTOR STACKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12431827
|
Filing Dt:
|
04/29/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Title:
|
REWORKABLE ELECTRONIC DEVICE ASSEMBLY AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12432927
|
Filing Dt:
|
04/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Title:
|
THRESHOLD VOLTAGE ADJUSTMENT THROUGH GATE DIELECTRIC STACK MODIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12433157
|
Filing Dt:
|
04/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Title:
|
INCREASED CAPACITY HETEROGENEOUS STORAGE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12433220
|
Filing Dt:
|
04/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Title:
|
WEAR-LEVELING AND BAD BLOCK MANAGEMENT OF LIMITED LIFETIME MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12433669
|
Filing Dt:
|
04/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
|
Title:
|
ADAPTIVE ENDURANCE CODING OF NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12434321
|
Filing Dt:
|
05/01/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
|
Title:
|
LOW PH MIXTURES FOR THE REMOVAL OF HIGH DENSITY IMPLANTED RESIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12437242
|
Filing Dt:
|
05/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
|
Title:
|
STRUCTURE AND METHOD TO FORM EDRAM ON SOI SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12437575
|
Filing Dt:
|
05/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
ON-CHIP ADJUSTMENT OF MIMCAP AND VNCAP CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12464161
|
Filing Dt:
|
05/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
|
Title:
|
CMOS DEVICE COMPRISING MOS TRANSISTORS WITH RECESSED DRAIN AND SOURCE AREAS AND A SI/GE MATERIAL IN THE DRAIN AND SOURCE AREAS OF THE PMOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12468391
|
Filing Dt:
|
05/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
Directed self-assembly of block copolymers using segmented prepatterns
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12468612
|
Filing Dt:
|
05/19/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
TUNNELING FIELD EFFECT TRANSISTOR SWITCH DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12470001
|
Filing Dt:
|
05/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
METHOD OF FORMING A PLANAR FIELD EFFECT TRANSISTOR WITH EMBEDDED AND FACETED SOURCE/DRAIN STRESSORS ON A SILICON-ON-INSULATOR (SOI) WAFER, A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE AND A DESIGN STRUCTURE FOR THE PLANAR FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12470128
|
Filing Dt:
|
05/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
SINGLE GATE INVERTER NANOWIRE MESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12470159
|
Filing Dt:
|
05/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
NANOWIRE MESH FET WITH MULTIPLE THRESHOLD VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12470760
|
Filing Dt:
|
05/22/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
|
Title:
|
METHOD OF FORMING SUB-LITHOGRAPHIC FEATURES USING DIRECTED SELF-ASSEMBLY OF POLYMERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12471872
|
Filing Dt:
|
05/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
|
Title:
|
DEVICE INCLUDING HIGH-K METAL GATE FINFET AND RESISTIVE STRUCTURE AND METHOD OF FORMING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12472824
|
Filing Dt:
|
05/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
|
Title:
|
ENHANCING STRUCTURAL INTEGRITY AND DEFINING CRITICAL DIMENSIONS OF METALLIZATION SYSTEMS OF SEMICONDUCTOR DEVICES BY USING ALD TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12473324
|
Filing Dt:
|
05/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DEVICE WITH DEEP TRENCH ISOLATION REGIONS FOR ALL INTER-WELL AND INTRA-WELL ISOLATION AND WITH A SHARED CONTACT TO A JUNCTION BETWEEN ADJACENT DEVICE DIFFUSION REGIONS AND AN UNDERLYING FLOATING WELL SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12475989
|
Filing Dt:
|
06/01/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
|
Title:
|
SRAM BIT CELL WITH SELF-ALIGNED BIDIRECTIONAL LOCAL INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12476676
|
Filing Dt:
|
06/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
|
Title:
|
METHOD TO IMPROVE NUCLEATION OF MATERIALS ON GRAPHENE AND CARBON NANOTUBES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12478098
|
Filing Dt:
|
06/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
|
Title:
|
3-D SINGLE GATE INVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12479797
|
Filing Dt:
|
06/06/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
|
Title:
|
THREE DIMENSIONAL AIR FLOW SENSORS FOR DATA CENTER COOLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12480269
|
Filing Dt:
|
06/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
|
Title:
|
FINFET STRUCTURES WITH STRESS-INDUCING SOURCE/DRAIN-FORMING SPACERS AND METHODS FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12483737
|
Filing Dt:
|
06/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
CHARGING PROTECTION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12484326
|
Filing Dt:
|
06/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
MANAGING COMPONENET COUPLING IN AN OBJECT-CENTRIC PROCESS IMPLEMENTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12485366
|
Filing Dt:
|
06/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
SELF-ALIGNED DUAL DAMASCENE BEOL STRUCTURES WITH PATTERNABLE LOW- K MATERIAL AND METHODS OF FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12486342
|
Filing Dt:
|
06/17/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
AIRGAP-CONTAINING INTERCONNECT STRUCTURE WITH IMPROVED PATTERNABLE LOW-K MATERIAL AND METHOD OF FABRICATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12486513
|
Filing Dt:
|
06/17/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR EFFICIENT USE OF MIRRORED STORAGE CLOUDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12486973
|
Filing Dt:
|
06/18/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
DETECTING AND RECOVERING FROM SILENT DATA ERRORS IN APPLICATION CLONING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12487202
|
Filing Dt:
|
06/18/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
PLANAR AND NON-PLANAR CMOS DEVICES WITH MULTIPLE TUNED THRESHOLD VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12487248
|
Filing Dt:
|
06/18/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
SCAVANGING METAL STACK FOR A HIGH-K GATE DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12489774
|
Filing Dt:
|
06/23/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
ELECTROSTATIC DISCHARGE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12490804
|
Filing Dt:
|
06/24/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
METHOD FOR FORMING INTEGRATED CIRCUIT ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12491438
|
Filing Dt:
|
06/25/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
ELECTRICAL PROPERTY ALTERING, PLANAR MEMBER WITH SOLDER ELEMENT IN IC CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12491816
|
Filing Dt:
|
06/25/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
PHASE CHANGE MEMORY WITH FINITE ANNULAR CONDUCTIVE PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12492056
|
Filing Dt:
|
06/25/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
METHOD, APPARATUS AND SYSTEM FOR REDUCING POWER CONSUMPTION BASED ON STORAGE DEVICE DATA MIGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12493319
|
Filing Dt:
|
06/29/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
HEAT SINK ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12494671
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
COMPACT MILLIMETER WAVE PACKAGES WITH INTEGRATED ANTENNAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12495027
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
PIEZO-EFFECT TRANSISTOR DEVICE AND APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12496006
|
Filing Dt:
|
07/01/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
|
Title:
|
REDUCED DEFECT SEMICONDUCTOR-ON-INSULATOR HETERO-STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12496133
|
Filing Dt:
|
07/01/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12497596
|
Filing Dt:
|
07/03/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
|
Title:
|
THERMALLY INSULATED PHASE CHANGE MATERIAL MEMORY CELLS WITH PILLAR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12498463
|
Filing Dt:
|
07/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
|
Title:
|
TEMPERATURE CONTROL DEVICE FOR OPTOELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12499452
|
Filing Dt:
|
07/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING TRENCH CAPACITOR AND TRENCH RESISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12500396
|
Filing Dt:
|
07/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
|
Title:
|
HIGH PERFORMANCE 3D FET STRUCTURES, AND METHODS FOR FORMING THE SAME USING PREFERENTIAL CRYSTALLOGRAPHIC ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12500659
|
Filing Dt:
|
07/10/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
|
Title:
|
PHASE CHANGE MATERIAL WITH FILAMENT ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12501566
|
Filing Dt:
|
07/13/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
|
Title:
|
METHOD FOR MULTI-CYCLE CLOCK GATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12502690
|
Filing Dt:
|
07/14/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
|
Title:
|
ENGINEERED INTERCONNECT DIELECTRIC CAPS HAVING COMPRESSIVE STRESS AND INTERCONNECT STRUCTURES CONTAINING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12503870
|
Filing Dt:
|
07/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
|
Title:
|
IC CHIP PACKAGE HAVING IC CHIP WITH OVERHANG AND/OR BGA BLOCKING UNDERFILL MATERIAL FLOW AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12505961
|
Filing Dt:
|
07/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
|
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12506270
|
Filing Dt:
|
07/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
|
Title:
|
BIAS-CONTROLLED DEEP TRENCH SUBSTRATE NOISE ISOLATION INTEGRATED CIRCUIT DEVICE STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12506770
|
Filing Dt:
|
07/21/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
HIGH PERFORMANCE STRESS-ENHANCE MOSFET AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12508665
|
Filing Dt:
|
07/24/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
|
Title:
|
LEAKAGE SENSOR AND SWITCH DEVICE FOR DEEP-TRENCH CAPACITOR ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12508962
|
Filing Dt:
|
07/24/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
|
Title:
|
FUSE LINK STRUCTURES USING FILM STRESS FOR PROGRAMMING AND METHODS OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12509889
|
Filing Dt:
|
07/27/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
|
Title:
|
NONVOLATILE MEMORY CELL COMPRISING A CHALCOGENIDE AND A TRANSITION METAL OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12510955
|
Filing Dt:
|
07/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT WITH UPSTANDING STYLUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12511440
|
Filing Dt:
|
07/29/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
|
Title:
|
SOI TRANSISTORS HAVING AN EMBEDDED EXTENSION REGION TO IMPROVE EXTENSION RESISTANCE AND CHANNEL STRAIN CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12511602
|
Filing Dt:
|
07/29/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
|
Title:
|
PHASE CHANGE MEMORY WITH TAPERED HEATER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
12512559
|
Filing Dt:
|
07/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
|
Title:
|
Gated Diode Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12533521
|
Filing Dt:
|
07/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
|
Title:
|
AVALANCHE IMPACT IONIZATION AMPLIFICATION DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12533548
|
Filing Dt:
|
07/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
|
Title:
|
ITERATIVE WRITE PAUSING TECHNIQUES TO IMPROVE READ LATENCY OF MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12533587
|
Filing Dt:
|
07/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
|
Title:
|
CONTAINMENT FOR A PATTERNED METAL THERMAL INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12533766
|
Filing Dt:
|
07/31/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
Method of Forming Metallized Elastomeric Electrical Contacts
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12535296
|
Filing Dt:
|
08/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
|
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR GEOMETRY FOR OPTICAL MODULATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12535310
|
Filing Dt:
|
08/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
|
Title:
|
BIPOLAR TRANSISTOR WITH LOW RESISTANCE BASE CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12535383
|
Filing Dt:
|
08/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR FLATBAND VOLTAGE TUNING OF HIGH-K FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12535804
|
Filing Dt:
|
08/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
|
Title:
|
METHOD OF MANUFACTURING COMPLIMENTARY METAL-INSULATOR-METAL (MIM) CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12536176
|
Filing Dt:
|
08/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
|
Title:
|
AIR CHANNEL INTERCONNECTS FOR 3-D INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12536223
|
Filing Dt:
|
08/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
|
Title:
|
METHODS FOR FORMING SEMICONDUCTOR STRUCTURES USING SELECTIVELY-FORMED SIDEWALL SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12537317
|
Filing Dt:
|
08/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
SELF-ALIGNED IN-CONTACT PHASE CHANGE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12537473
|
Filing Dt:
|
08/07/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
|
Title:
|
TRENCH ANTI-FUSE STRUCTURES FOR A PROGRAMMABLE INTEGRATED CIRCUIT
|
|
