|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12691213
|
Filing Dt:
|
01/21/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
INTERCONNECT STRUCTURE FOR INTEGRATED CIRCUITS HAVING ENHANCED ELECTROMIGRATION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12692198
|
Filing Dt:
|
01/22/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
NAVIGATING ANALYTICAL TOOLS USING LAYOUT SOFTWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12692698
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SHORT CHANNEL TRANSISTOR WITH REDUCED LENGTH VARIATION BY USING AMORPHOUS ELECTRODE MATERIAL DURING IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12693373
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
AUTOMATED SYSTEM PROBLEM DIAGNOSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12693545
|
Filing Dt:
|
01/26/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
VOID SEALING IN A DIELECTRIC MATERIAL OF A CONTACT LEVEL OF A SEMICONDUCTOR DEVICE COMPRISING CLOSELY SPACED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12695494
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
MODEL BASED SIMULATION OF ELECTRONIC DISCHARGE AND OPTIMIZATION METHODOLOGY FOR DESIGN CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12695660
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
GATE ELECTRODE STRESS CONTROL FOR FINFET PERFORMANCE ENHANCEMENT DESCRIPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12696746
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND APPARATUS OF PARALLEL COMPUTING WITH SIMULTANEOUSLY OPERATING STREAM PREFETCHING AND LIST PREFETCHING ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12696780
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
LOCAL ROLLBACK FOR FAULT-TOLERANCE IN PARALLEL COMPUTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12697164
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
MECHANISM OF SUPPORTING SUB-COMMUNICATOR COLLECTIVES WITH O(64) COUNTERS AS OPPOSED TO ONE COUNTER FOR EACH SUB-COMMUNICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12697562
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD OF MAKING 3D INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12698141
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
MULTI-LEVEL MEMORY CELL UTILIZING MEASUREMENT TIME DELAY AS THE CHARACTERISTIC PARAMETER FOR LEVEL DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12698293
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
EMBEDDED DRAM MEMORY CELL WITH ADDITIONAL PATTERNING LAYER FOR IMPROVED STRAP FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12698759
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
EXTREMELY COMPACT TABLE LOOKUP METHOD FOR FAST AND ACCURATE PHYSICS BASED MODELS FOR SPICE-LIKE SIMULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12699211
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
DETECTING ASYMMETRICAL TRANSISTOR LEAKAGE DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12699225
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
CMOS TRANSISTORS WITH SILICON GERMANIUM CHANNEL AND DUAL EMBEDDED STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12699411
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
HIGH ENERGY DENSITY STORAGE MATERIAL DEVICE USING NANOCHANNEL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12699601
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
METHOD OF MAKING AN MIM CAPACITOR AND MIM CAPACITOR STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12700059
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
12700397
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
COMPACT IMAGING RECEIVER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12700807
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CELL INCLUDING AN ASYMMETRIC TRANSISTOR AND A COLUMNAR CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12700863
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SOLDER INTERCONNECT WITH NON-WETTABLE SIDEWALL PILLARS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12701867
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SPIN-TORQUE BASED MEMORY DEVICE WITH READ AND WRITE CURRENT PATHS MODULATED WITH A NON-LINEAR SHUNT RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12701977
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
EMBEDDED NANOPARTICLE FILMS AND METHOD FOR THEIR FORMATION IN SELECTIVE AREAS ON A SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12702406
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
POST DEPOSITION METHOD FOR REGROWTH OF CRYSTALLINE PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12702684
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH IMPROVED SELF-ALIGNED CONTACT AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12702798
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
ULTRA-COMPACT PLL WITH WIDE TUNING RANGE AND LOW NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12704084
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING ISOLATION AND BURIED PLATE FOR TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12706212
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
DIRECT IMS (INJECTION MOLDED SOLDER) WITHOUT A MASK FOR FORMING SOLDER BUMPS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12706834
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR CREATION OF A METAL INSULATOR METAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12706912
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
COOLING APPARATUS WITH COLD PLATE FORMED IN SITU ON A SURFACE TO BE COOLED
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12707191
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
BODY CONTACTS FOR FET IN SOI SRAM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12707305
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
ULTRA-THIN SOI VERTICAL BIPOLAR TRANSISTORS WITH AN INVERSION COLLECTOR ON THIN-BURIED OXIDE (BOX) FOR LOW SUBSTRATE-BIAS OPERATION AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
12707918
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
ADJUSTING OF A NON-SILICON FRACTION IN A SEMICONDUCTOR ALLOY DURING TRANSISTOR FABRICATION BY AN INTERMEDIATE OXIDATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12707975
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD OF FABRICATING STRAINED SEMICONDUCTOR STRUCTURES FROM SILICON-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12708008
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12708013
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12708570
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD FOR DESIGNING OPTICAL LITHOGRAPHY MASKS FOR DIRECTED SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12708877
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FABRICATING DUAL DAMASCENE STRUCTURES USING A MULTILEVEL MULTIPLE EXPOSURE PATTERNING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12709565
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
AT-SPEED BITMAPPING IN A MEMORY BUILT-IN SELF-TEST BY LOCKING AN N-TH FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12709674
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A HIGH THERMAL DISSIPATION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12710951
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
PATTERNED METAL THERMAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12711022
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
INTEGRATED CIRCUITS INCLUDING MULTI-GATE TRANSISTORS LOCALLY INTERCONNECTED BY CONTINUOUS FIN STRUCTURE AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12711455
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
DOUBLE-FACE HEAT REMOVAL OF VERTICALLY INTEGRATED CHIP-STACKS UTILIZING COMBINED SYMMETRIC SILICON CARRIER FLUID CAVITY AND MICRO-CHANNEL COLD PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12712836
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD FOR DESIGNING THE LAYOUT OF TURBINES IN A WINDFARM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
12713572
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
SINGLE-JUNCTION PHOTOVOLTAIC CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12713581
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MULTIJUNCTION PHOTOVOLTAIC CELL FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12717439
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
PREVENTION OF OXYGEN ABSORPTION INTO HIGH-K GATE DIELECTRIC OF SILICON-ON-INSULATOR BASED FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12719289
|
Filing Dt:
|
03/08/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
POLYSILICON RESISTOR AND E-FUSE FOR INTEGRATION WITH METAL GATE AND HIGH-K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12721032
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHODS FOR FABRICATION OF AN AIR GAP-CONTAINING INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12721727
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
DOPING OF SEMICONDUCTOR SUBSTRATE THROUGH CARBONLESS PHOSPHOROUS-CONTAINING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12721738
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHOD OF ENHANCING PHOTORESIST ADHESION TO RARE EARTH OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12723743
|
Filing Dt:
|
03/15/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MANAGING MEMORY REFRESHES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12725792
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12726889
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
ETSOI WITH REDUCED EXTENSION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12726904
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
STRAINED SILICON CARBIDE CHANNEL FOR ELECTRON MOBILITY OF NMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12727027
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SEMICONDUCTOR ON INSULATOR (SOI) DEVICE INCLUDING A DISCHARGE PATH FOR A DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
12727710
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
GLASSY CARBON NANOSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
12727746
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
BACKEND OF LINE (BEOL) COMPATIBLE HIGH CURRENT DENSITY ACCESS DEVICE FOR HIGH DENSITY ARRAYS OF ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12727753
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR FABRICATING A CARBON NANOTUBE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12729856
|
Filing Dt:
|
03/23/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
HIGH DENSITY MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12730403
|
Filing Dt:
|
03/24/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
BACKSIDE DUMMY PLUGS FOR 3D INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12731241
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
P-FET WITH A STRAINED NANOWIRE CHANNEL AND EMBEDDED SIGE SOURCE AND DRAIN STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12731481
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH VERTICAL EXTENSIONS FOR LATERAL SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12731487
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHOD OF FORMING A MULTI-CHIP STACKED STRUCTURE INCLUDING A THIN INTERPOSER CHIP HAVING A FACE-TO-BACK BONDING WITH ANOTHER CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12732751
|
Filing Dt:
|
03/26/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR DETECTING PARTICLE CONTAMINATION IN AN IMMERSION LITHOGRAPHY TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12749112
|
Filing Dt:
|
03/29/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD FOR FORMING CMOS TRANSISTORS HAVING METAL-CONTAINING GATE ELECTRODES FORMED ON A HIGH-K GATE DIELECTRIC MATERIAL.
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12749220
|
Filing Dt:
|
03/29/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING A FINNED SEMICONDUCTOR DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12749619
|
Filing Dt:
|
03/30/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
REDUCING SILICIDE RESISTANCE IN SILICON/GERMANIUM-CONTAINING DRAIN/SOURCE REGIONS OF TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12750342
|
Filing Dt:
|
03/30/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
STRUCTURE FOR SELF-ALIGNED SILICIDE CONTACTS TO AN UPSIDE-DOWN FET BY EPITAXIAL SOURCE AND DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12751302
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
LOW COST FABRICATION OF DOUBLE BOX BACK GATE SILICON-ON-INSULATOR WAFERS WITH BUILT-IN SHALLOW TRENCH ISOLATION IN BACK GATE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12752369
|
Filing Dt:
|
04/01/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
AIR GAPS IN A MULTILAYER INTEGRATED CIRCUIT AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12752554
|
Filing Dt:
|
04/01/2010
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
COPLANAR WAVEGUIDE STRUCTURES WITH ALTERNATING WIDE AND NARROW PORTIONS, METHOD OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12754250
|
Filing Dt:
|
04/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
HIGH PERFORMANCE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12756733
|
Filing Dt:
|
04/08/2010
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR REAL-TIME ESTIMATION AND PREDICTION OF THE THERMAL STATE OF A MICROPROCESSOR UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12756781
|
Filing Dt:
|
04/08/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR REAL-TIME ESTIMATION AND PREDICTION OF THE THERMAL STATE OF A MICROPROCESSOR UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12757433
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
NANOPORE CAPTURE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12757648
|
Filing Dt:
|
04/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD OF OPERATING A MEMORY CIRCUIT USING MEMORY CELLS WITH INDEPENDENT-GATE CONTROLLED ACCESS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12758939
|
Filing Dt:
|
04/13/2010
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
NANOWIRE CIRCUITS IN MATCHED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12760250
|
Filing Dt:
|
04/14/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
RAISED SOURCE/DRAIN STRUCTURE FOR ENHANCED STRAIN COUPLING FROM STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12760368
|
Filing Dt:
|
04/14/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
OPTICAL WAVELENGTH SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12761394
|
Filing Dt:
|
04/16/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
HEAD COMPRISING A CRYSTALLINE ALUMINA LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12762427
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
FINFET TRANSISTOR AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12762832
|
Filing Dt:
|
04/19/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
SOURCE/DRAIN TECHNOLOGY FOR THE CARBON NANO-TUBE/GRAPHENE CMOS WITH A SINGLE SELF-ALIGNED METAL SILICIDE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12763550
|
Filing Dt:
|
04/20/2010
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
CMP-FIRST DAMASCENE PROCESS SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12765483
|
Filing Dt:
|
04/22/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
GRAPHENE-BASED TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12767261
|
Filing Dt:
|
04/26/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
AMORPHIZATION/TEMPLATED RECRYSTALLIZATION METHOD FOR HYBRID ORIENTATION SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12770254
|
Filing Dt:
|
04/29/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
MICROELECTRONIC STRUCTURE INCLUDING AIR GAP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12770791
|
Filing Dt:
|
04/30/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
DECOMPOSITION WITH MULTIPLE EXPOSURES IN A PROCESS WINDOW BASED OPC FLOW USING TOLERANCE BANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12770792
|
Filing Dt:
|
04/30/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
METHOD TO OPTIMIZE WORK FUNCTION IN COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12770948
|
Filing Dt:
|
04/30/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
THERMAL INTERFACE MATERIAL, TEST STRUCTURE AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12771293
|
Filing Dt:
|
04/30/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY BASED RELIABILITY AND AVAILABILITY MECHANISMS FOR A COMPUTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12771387
|
Filing Dt:
|
04/30/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
ON-CHIP NON-VOLATILE STORAGE OF A TEST-TIME PROFILE FOR EFFICIENCY AND PERFORMANCE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12771697
|
Filing Dt:
|
04/30/2010
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
High Performance Compliant Wafer Test Probe
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12772436
|
Filing Dt:
|
05/03/2010
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
STRAIN ENHANCEMENT IN TRANSISTORS COMPRISING AN EMBEDDED STRAIN-INDUCING SEMICONDUCTOR ALLOY BY CREATING A PATTERNING NON-UNIFORMITY AT THE BOTTOM OF THE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12773306
|
Filing Dt:
|
05/04/2010
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MANUFACTURING INTERCONNECT STRUCTURES HAVING SELF-ALIGNED DIELECTRIC CAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12775084
|
Filing Dt:
|
05/06/2010
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
OPTOELECTRONIC DEVICE WITH GERMANIUM PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12775532
|
Filing Dt:
|
05/07/2010
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
ENHANCED CAPACITANCE DEEP TRENCH CAPACITOR FOR EDRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12776369
|
Filing Dt:
|
05/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
MOSFET GATE AND SOURCE/DRAIN CONTACT METALLIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12776444
|
Filing Dt:
|
05/10/2010
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
MILLIMETER-WAVE SWITCHES AND ATTENUATORS
|
|