|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12776512
|
Filing Dt:
|
05/10/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
ENHANCING UNIFORMITY OF A CHANNEL SEMICONDUCTOR ALLOY BY FORMING STI STRUCTURES AFTER THE GROWTH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12776829
|
Filing Dt:
|
05/10/2010
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
EMBEDDED DRAM FOR EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12776861
|
Filing Dt:
|
05/10/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12778315
|
Filing Dt:
|
05/12/2010
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
NANOWIRE TUNNEL FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12778517
|
Filing Dt:
|
05/12/2010
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
GENERATION OF MUTIPLE DIAMETER NANOWIRE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12778526
|
Filing Dt:
|
05/12/2010
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
GENERATION OF MULTIPLE DIAMETER NANOWIRE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12778897
|
Filing Dt:
|
05/12/2010
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
SELF ALIGNED FIN-TYPE PROGRAMMABLE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12780029
|
Filing Dt:
|
05/14/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
12781514
|
Filing Dt:
|
05/17/2010
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
FET Nanopore Sensor
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12783676
|
Filing Dt:
|
05/20/2010
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
GRAPHENE CHANNEL-BASED DEVICES AND METHODS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12784583
|
Filing Dt:
|
05/21/2010
|
Publication #:
|
|
Pub Dt:
|
11/24/2011
| | | | |
Title:
|
ASYMMETRIC SILICON-ON-INSULATOR (SOI) JUNCTION FIELD EFFECT TRANSISTOR (JFET) AND A METHOD OF FORMING THE ASYMMETRICAL SOI JFET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12784688
|
Filing Dt:
|
05/21/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
THIN SUBSTRATE FABRICATION USING STRESS-INDUCED SUBSTRATE SPALLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12784819
|
Filing Dt:
|
05/21/2010
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
STRAIN TRANSFORMATION IN BIAXIALLY STRAINED SOI SUBSTRATES FOR PERFORMANCE ENHANCEMENT OF P-CHANNEL AND N-CHANNEL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12785007
|
Filing Dt:
|
05/21/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
ELECTRO-OPTICAL MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12785185
|
Filing Dt:
|
05/21/2010
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
WORK FUNCTION ADJUSTMENT IN HIGH-K METAL GATE ELECTRODE STRUCTURES BY SELECTIVELY REMOVING A BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12785849
|
Filing Dt:
|
05/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
ENHANCED ETCH STOP CAPABILITY DURING PATTERNING OF SILICON NITRIDE INCLUDING LAYER STACKS BY PROVIDING A CHEMICALLY FORMED OXIDE LAYER DURING SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12786956
|
Filing Dt:
|
05/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FLOATING COMMON GATE CMOS DEVICE AND APPLICATIONS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12788486
|
Filing Dt:
|
05/27/2010
|
Title:
|
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12788839
|
Filing Dt:
|
05/27/2010
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
Laser Ablation of Adhesive for Integrated Circuit Fabrication
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12788910
|
Filing Dt:
|
05/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
Differential Cross-Coupled Power Combiner or Divider
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12788987
|
Filing Dt:
|
05/27/2010
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
SELF-ADJUSTING CRITICAL PATH TIMING OF MULTI-CORE VLSI CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12789013
|
Filing Dt:
|
05/27/2010
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH FINFETS AND MIM FIN CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12789505
|
Filing Dt:
|
05/28/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
COMPLEXES OF CARBON NANOTUBES AND FULLERENES WITH MOLECULAR-CLIPS AND USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12791372
|
Filing Dt:
|
06/01/2010
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
Title:
|
REDUCED CORNER LEAKAGE IN SOI STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12792242
|
Filing Dt:
|
06/02/2010
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
INTERFACE STRUCTURE FOR CHANNEL MOBILITY IMPROVEMENT IN HIGH-K METAL GATE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12793292
|
Filing Dt:
|
06/03/2010
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
FINFET-COMPATIBLE METAL-INSULATOR-METAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12793896
|
Filing Dt:
|
06/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
VARIABLE FLOW COMPUTER COOLING SYSTEM FOR A DATA CENTER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12793905
|
Filing Dt:
|
06/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
VARIABLE FLOW COMPUTER COOLING SYSTEM FOR A DATA CENTER AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12794995
|
Filing Dt:
|
06/07/2010
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
LOW VOLTAGE SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12795973
|
Filing Dt:
|
06/08/2010
|
Publication #:
|
|
Pub Dt:
|
12/08/2011
| | | | |
Title:
|
REPLACEMENT GATE MOSFET WITH SELF-ALIGNED DIFFUSION CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12813598
|
Filing Dt:
|
06/11/2010
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
Title:
|
TRENCH STRUCTURE AND METHOD OF FORMING THE TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12813828
|
Filing Dt:
|
06/11/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
PHASE AND FREQUENCY DETECTOR WITH OUTPUT PROPORTIONAL TO FREQUENCY DIFFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12814346
|
Filing Dt:
|
06/11/2010
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING STRESSOR REGIONS AND RELATED FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12815129
|
Filing Dt:
|
06/14/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHODS FOR PROTECTING GATE STACKS DURING FABRICATION OF SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES FABRICATED FROM SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12815845
|
Filing Dt:
|
06/15/2010
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
Title:
|
FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12815902
|
Filing Dt:
|
06/15/2010
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
Title:
|
FABRICATION OF A VERTICAL HETEROJUNCTION TUNNEL-FET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12816399
|
Filing Dt:
|
06/16/2010
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
STRAINED THIN BODY CMOS DEVICE HAVING VERTICALLY RAISED SOURCE/DRAIN STRESSORS WITH SINGLE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12816605
|
Filing Dt:
|
06/16/2010
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
Gate-Last Fabrication of Quarter-Gap MGHK FET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12816697
|
Filing Dt:
|
06/16/2010
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
FIELD EFFECTS TRANSISTOR WITH ASYMMETRIC ABRUPT JUNCTION IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12819440
|
Filing Dt:
|
06/21/2010
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES FABRICATED BY DOPED MATERIAL LAYER AS DOPANT SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12821526
|
Filing Dt:
|
06/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
PHASE LOCKED LOOP WITH STARTUP OSCILLATOR AND PRIMARY OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12821583
|
Filing Dt:
|
06/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ENHANCED CAP LAYER INTEGRITY IN A HIGH-K METAL GATE STACK BY USING A HARD MASK FOR OFFSET SPACER PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12821953
|
Filing Dt:
|
06/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
METHOD OF PURIFYING NANOPARTICLES IN A COLLOID
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12822287
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT ARRANGEMENT FOR TEST INPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12822469
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
RAIM SYSTEM USING DECODING OF VIRTUAL ECC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
12822492
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO CONTROL BOTTOM CORNER THRESHOLD IN AN SOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12822498
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FAILING BUS LANE DETECTION USING SYNDROME ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12822503
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
ERROR CORRECTION AND DETECTION IN A REDUNDANT MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12822507
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
Dual Loop Voltage Regulator with Bias Voltage Capacitor
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12822789
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
TECHNIQUE FOR EXPOSING A PLACEHOLDER MATERIAL IN A REPLACEMENT GATE APPROACH BY MODIFYING A REMOVAL RATE OF STRESSED DIELECTRIC OVERLAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12822964
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HOMOGENEOUS RECOVERY IN A REDUNDANT MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12822968
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HETEROGENEOUS RECOVERY IN A REDUNDANT MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12823010
|
Filing Dt:
|
06/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
HIERARCHICAL ERROR INJECTION FOR COMPLEX RAIM/ECC DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12823163
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
DELTA MONOLAYER DOPANTS EPITAXY FOR EMBEDDED SOURCE/DRAIN SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12823168
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
METHOD OF FORMING A SHALLOW TRENCH ISOLATION EMBEDDED POLYSILICON RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12823798
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FET WITH SELF-ALIGNED BACK GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12823924
|
Filing Dt:
|
06/25/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
PLANAR PHASE-CHANGE MEMORY CELL WITH PARALLEL ELECTRICAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12824293
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
NANOWIRE FET WITH TRAPEZOID GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12824337
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
DYNAMIC MODE NANO-SCALE IMAGING AND POSITION CONTROL USING DEFLECTION SIGNAL DIRECT SAMPLING OF HIGHER MODE-ACTUATED MICROCANTILEVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12824534
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
CAP LAYER REMOVAL IN A HIGH-K METAL GATE STACK BY USING AN ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12825269
|
Filing Dt:
|
06/28/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR EMULATION OF PROCESS VARIATION INDUCED IN SPLIT PROCESS SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12825527
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
SCHOTTKY JUNCTION SI NANOWIRE FIELD-EFFECT BIO-SENSOR/MOLECULE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12826221
|
Filing Dt:
|
06/29/2010
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
ULTRATHIN SPACER FORMATION FOR CARBON-BASED FET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12827825
|
Filing Dt:
|
06/30/2010
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
Title:
|
FABRICATING A SEMICONDUCTOR CHIP WITH BACKSIDE OPTICAL VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12831306
|
Filing Dt:
|
07/07/2010
|
Publication #:
|
|
Pub Dt:
|
02/10/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR PLACEMENT OF ELECTRONIC CIRCUIT COMPONENTS IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12831656
|
Filing Dt:
|
07/07/2010
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METHOD TO FABRICATE HIGH PERFORMANCE CARBON NANOTUBE TRANSISTOR INTEGRATED CIRCUITS BY THREE-DIMENSIONAL INTEGRATION TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12832180
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MULTIPLE THRESHOLD VOLTAGE CELL FAMILIES BASED INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12832206
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
DESIGN-DEPENDENT INTEGRATED CIRCUIT DISPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12832224
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
SELF-ALIGNED CONTACTS IN CARBON DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12832829
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
Title:
|
MULTI-GATE TRANSISTOR HAVING SIDEWALL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12836933
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
SYNCHRONOUS RECTIFIER GATE DRIVE TIMING TO COMPENSATE FOR TRANSFORMER LEAKAGE INDUCTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12837119
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ULTRA-SENSITIVE DETECTION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12837148
|
Filing Dt:
|
07/15/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
COMPOSITE MEMBRANE WITH MULTI-LAYERED ACTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12838515
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
METHOD OF FABRICATING ISOLATED CAPACITORS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12838810
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
LEAKAGE CONTROL IN FIELD EFFECT TRANSISTORS BASED ON AN IMPLANTATION SPECIES INTRODUCED LOCALLY AT THE STI EDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12838844
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
FORMATION METHOD AND STRUCTURE FOR A WELL-CONTROLLED METALLIC SOURCE/DRAIN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
12838850
|
Filing Dt:
|
07/19/2010
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
FUSE STRUCTURE HAVING CRACK STOP VOID, METHOD FOR FORMING AND PROGRAMMING SAME, AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12839528
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION FOR ELECTRONIC DEVICES USING WIRE-BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12839777
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
MILLIMETER-WAVE ON-CHIP SWITCH EMPLOYING FREQUENCY-DEPENDENT INDUCTANCE FOR CANCELLATION OF OFF-STATE CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12839870
|
Filing Dt:
|
07/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
COMPRESSED REPLAY BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12840688
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METAL-CONTAMINATION-FREE THROUGH-SUBSTRATE VIA STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12840791
|
Filing Dt:
|
07/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SCHOTTKY BARRIER DIODE WITH PERIMETER CAPACITANCE WELL JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12841359
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH PATTERNABLE LOW-K DIELECTRICS AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12841408
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR STRESS LATCHING IN NON-PLANAR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12841750
|
Filing Dt:
|
07/22/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
METHODS FOR IMPROVED ADHESION OF PROTECTIVE LAYERS OF IMAGER MICROLENS STRUCTURES BY FORMING AN INTERFACIAL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12842146
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE WITH SELECTIVELY PLACED SUB-INSULATOR LAYER VOID(S) AND METHOD OF FORMING THE SOI STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12842158
|
Filing Dt:
|
07/23/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
OPTOELECTRONIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12843228
|
Filing Dt:
|
07/26/2010
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM NANOPORE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12844135
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
USING HIGH-K DIELECTRICS AS HIGHLY SELECTIVE ETCH STOP MATERIALS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12845966
|
Filing Dt:
|
07/29/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
DRIVE STRENGTH CONTROL OF PHASE ROTATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12847208
|
Filing Dt:
|
07/30/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
SOI TRENCH DRAM STRUCTURE WITH BACKSIDE STRAP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12848558
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
METHOD, APPARATUS, AND DESIGN STRUCTURE FOR SILICON-ON-INSULATOR HIGH-BANDWIDTH CIRCUITRY WITH REDUCED CHARGE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12848582
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
NANOWIRE MESH DEVICE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12848644
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MAINTAINING INTEGRITY OF A HIGH-K GATE STACK BY PASSIVATION USING AN OXYGEN PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12848741
|
Filing Dt:
|
08/02/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
WORK FUNCTION ADJUSTMENT IN HIGH-K GATE STACKS INCLUDING GATE DIELECTRICS OF DIFFERENT THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12849743
|
Filing Dt:
|
08/03/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
EFFICIENT REWRITE TECHNIQUE FOR TAPE DRIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12849966
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
COMPOSITIONALLY-GRADED BAND GAP HETEROJUNCTION SOLAR CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12849973
|
Filing Dt:
|
08/04/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
CONSTRAINT PROGRAMMING BASED METHOD FOR BUS-AWARE MACRO-BLOCK PIN PLACEMENT IN A HIERARCHICAL INTEGRATED CIRCUIT LAYOUT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12851966
|
Filing Dt:
|
08/06/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
DEVICE AND METHOD FOR UNIFORM STI RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12853278
|
Filing Dt:
|
08/09/2010
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
Title:
|
MULTI COMPONENT DIELECTRIC LAYER
|
|