skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054633/0001   Pages: 1245
Recorded: 11/02/2020
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 8468
Page 38 of 85
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
1
Patent #:
8742503
Issue Dt:
06/03/2014
Application #:
13285162
Filing Dt:
10/31/2011
Publication #:
US20130105898
Pub Dt:
05/02/2013
Title:
Recessed Single Crystalline Source and Drain For Semiconductor-On-Insulator Devices
2
Patent #:
8778737
Issue Dt:
07/15/2014
Application #:
13285443
Filing Dt:
10/31/2011
Publication #:
US20130105981
Pub Dt:
05/02/2013
Title:
FLATTENED SUBSTRATE SURFACE FOR SUBSTRATE BONDING
3
Patent #:
8420519
Issue Dt:
04/16/2013
Application #:
13286292
Filing Dt:
11/01/2011
Publication #:
US20130109166
Pub Dt:
05/02/2013
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH CONTROLLED P-CHANNEL THRESHOLD VOLTAGE
4
Patent #:
8569121
Issue Dt:
10/29/2013
Application #:
13286394
Filing Dt:
11/01/2011
Publication #:
US20130105765
Pub Dt:
05/02/2013
Title:
GRAPHENE AND NANOTUBE/NANOWIRE TRANSISTOR WITH A SELF-ALIGNED GATE STRUCTURE ON TRANSPARENT SUBSTRATES AND METHOD OF MAKING SAME
5
Patent #:
8598641
Issue Dt:
12/03/2013
Application #:
13287170
Filing Dt:
11/02/2011
Publication #:
US20120043597
Pub Dt:
02/23/2012
Title:
SEA-OF-FINS STRUCTURE ON A SEMICONDUCTOR SUBSTRATE AND METHOD OF FABRICATION
6
Patent #:
8735303
Issue Dt:
05/27/2014
Application #:
13287403
Filing Dt:
11/02/2011
Publication #:
US20130105900
Pub Dt:
05/02/2013
Title:
METHODS OF FORMING PFET DEVICES WITH DIFFERENT STRUCTURES AND PERFORMANCE CHARACTERISTICS
7
Patent #:
8796080
Issue Dt:
08/05/2014
Application #:
13287466
Filing Dt:
11/02/2011
Publication #:
US20130105917
Pub Dt:
05/02/2013
Title:
METHODS OF EPITAXIALLY FORMING MATERIALS ON TRANSISTOR DEVICES
8
Patent #:
8796058
Issue Dt:
08/05/2014
Application #:
13287575
Filing Dt:
11/02/2011
Publication #:
US20130105920
Pub Dt:
05/02/2013
Title:
SEMICONDUCTOR STRUCTURE
9
Patent #:
8818785
Issue Dt:
08/26/2014
Application #:
13288541
Filing Dt:
11/03/2011
Publication #:
US20130117001
Pub Dt:
05/09/2013
Title:
Method and Apparatus for Simulating Gate Capacitance of a Tucked Transistor Device
10
Patent #:
8431436
Issue Dt:
04/30/2013
Application #:
13288645
Filing Dt:
11/03/2011
Publication #:
US20130113106
Pub Dt:
05/09/2013
Title:
THREE-DIMENSIONAL (3D) INTEGRATED CIRCUIT WITH ENHANCED COPPER-TO-COPPER BONDING
11
Patent #:
8440490
Issue Dt:
05/14/2013
Application #:
13288686
Filing Dt:
11/03/2011
Publication #:
US20120122261
Pub Dt:
05/17/2012
Title:
CMOS IMAGER PHOTODIODE WITH ENHANCED CAPACITANCE
12
Patent #:
8288826
Issue Dt:
10/16/2012
Application #:
13290634
Filing Dt:
11/07/2011
Publication #:
US20120049317
Pub Dt:
03/01/2012
Title:
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURES INCLUDING GRADIENT NITRIDED BURIED OXIDE (BOX)
13
Patent #:
8772927
Issue Dt:
07/08/2014
Application #:
13290824
Filing Dt:
11/07/2011
Publication #:
US20120049341
Pub Dt:
03/01/2012
Title:
SEMICONDUCTOR PACKAGE STRUCTURES HAVING LIQUID COOLER INTEGRATED WITH FIRST LEVEL CHIP PACKAGE MODULES
14
Patent #:
8453078
Issue Dt:
05/28/2013
Application #:
13292585
Filing Dt:
11/09/2011
Publication #:
US20120060135
Pub Dt:
03/08/2012
Title:
INTEGRATED CIRCUIT TRANSFORMER DEVICES FOR ON-CHIP MILLIMETER-WAVE APPLICATIONS
15
Patent #:
9054671
Issue Dt:
06/09/2015
Application #:
13292729
Filing Dt:
11/09/2011
Publication #:
US20130113577
Pub Dt:
05/09/2013
Title:
TUNABLE FILTER STRUCTURES AND DESIGN STRUCTURES
16
Patent #:
8895384
Issue Dt:
11/25/2014
Application #:
13293210
Filing Dt:
11/10/2011
Publication #:
US20130119473
Pub Dt:
05/16/2013
Title:
GATE STRUCTURES AND METHODS OF MANUFACTURE
17
Patent #:
8543966
Issue Dt:
09/24/2013
Application #:
13294210
Filing Dt:
11/11/2011
Publication #:
US20130125073
Pub Dt:
05/16/2013
Title:
TEST PATH SELECTION AND TEST PROGRAM GENERATION FOR PERFORMANCE TESTING INTEGRATED CIRCUIT CHIPS
18
Patent #:
8490040
Issue Dt:
07/16/2013
Application #:
13294220
Filing Dt:
11/11/2011
Publication #:
US20130125076
Pub Dt:
05/16/2013
Title:
DISPOSITION OF INTEGRATED CIRCUITS USING PERFORMANCE SORT RING OSCILLATOR AND PERFORMANCE PATH TESTING
19
Patent #:
9105751
Issue Dt:
08/11/2015
Application #:
13294603
Filing Dt:
11/11/2011
Publication #:
US20130122627
Pub Dt:
05/16/2013
Title:
INTEGRATED SEMICONDUCTOR DEVICES WITH SINGLE CRYSTALLINE BEAM, METHODS OF MANUFACTURE AND DESIGN STRUCTURE
20
Patent #:
8546240
Issue Dt:
10/01/2013
Application #:
13294610
Filing Dt:
11/11/2011
Publication #:
US20130119490
Pub Dt:
05/16/2013
Title:
METHODS OF MANUFACTURING INTEGRATED SEMICONDUCTOR DEVICES WITH SINGLE CRYSTALLINE BEAM
21
Patent #:
8629036
Issue Dt:
01/14/2014
Application #:
13294615
Filing Dt:
11/11/2011
Publication #:
US20130119491
Pub Dt:
05/16/2013
Title:
INTEGRATED SEMICONDUCTOR DEVICES WITH AMORPHOUS SILICON BEAM, METHODS OF MANUFACTURE AND DESIGN STRUCTURE
22
Patent #:
8921194
Issue Dt:
12/30/2014
Application #:
13294697
Filing Dt:
11/11/2011
Publication #:
US20130119516
Pub Dt:
05/16/2013
Title:
PNP BIPOLAR JUNCTION TRANSISTOR FABRICATION USING SELECTIVE EPITAXY
23
Patent #:
8580133
Issue Dt:
11/12/2013
Application #:
13295497
Filing Dt:
11/14/2011
Publication #:
US20130122716
Pub Dt:
05/16/2013
Title:
Methods of Controlling the Etching of Silicon Nitride Relative to Silicon Dioxide
24
Patent #:
8546230
Issue Dt:
10/01/2013
Application #:
13296496
Filing Dt:
11/15/2011
Publication #:
US20130119434
Pub Dt:
05/16/2013
Title:
BIPOLAR TRANSISTOR WITH A COLLECTOR HAVING A PROTECTED OUTER EDGE PORTION FOR REDUCED BASED-COLLECTOR JUNCTION CAPACITANCE AND A METHOD OF FORMING THE TRANSISTOR
25
Patent #:
8432035
Issue Dt:
04/30/2013
Application #:
13297860
Filing Dt:
11/16/2011
Publication #:
US20120061839
Pub Dt:
03/15/2012
Title:
METAL CAP LAYER WITH ENHANCED ETCH RESISTIVITY FOR COPPER-BASED METAL REGIONS IN SEMICONDUCTOR DEVICES
26
Patent #:
8508043
Issue Dt:
08/13/2013
Application #:
13298183
Filing Dt:
11/16/2011
Publication #:
US20130119534
Pub Dt:
05/16/2013
Title:
METAL PAD STRUCTURE FOR THICKNESS ENHANCEMENT OF POLYMER USED IN ELECTRICAL INTERCONNECTION OF SEMICONDUCTOR DIE TO SEMICONDUCTOR CHIP PACKAGE SUBSTRATE WITH SOLDER BUMP
27
Patent #:
8705307
Issue Dt:
04/22/2014
Application #:
13298587
Filing Dt:
11/17/2011
Publication #:
US20130128682
Pub Dt:
05/23/2013
Title:
MEMORY SYSTEM WITH DYNAMIC REFRESHING
28
Patent #:
8809152
Issue Dt:
08/19/2014
Application #:
13300146
Filing Dt:
11/18/2011
Publication #:
US20130126986
Pub Dt:
05/23/2013
Title:
GERMANIUM OXIDE FREE ATOMIC LAYER DEPOSITION OF SILICON OXIDE AND HIGH-K GATE DIELECTRIC ON GERMANIUM CONTAINING CHANNEL FOR CMOS DEVICES
29
Patent #:
9318468
Issue Dt:
04/19/2016
Application #:
13300913
Filing Dt:
11/21/2011
Publication #:
US20120061818
Pub Dt:
03/15/2012
Title:
3-D Integrated Semiconductor Device Comprising Intermediate Heat Spreading Capabilities
30
Patent #:
8368143
Issue Dt:
02/05/2013
Application #:
13301360
Filing Dt:
11/21/2011
Publication #:
US20120074494
Pub Dt:
03/29/2012
Title:
STRAINED THIN BODY SEMICONDUCTOR-ON-INSULATOR SUBSTRATE AND DEVICE
31
Patent #:
8674423
Issue Dt:
03/18/2014
Application #:
13302168
Filing Dt:
11/22/2011
Publication #:
US20120061801
Pub Dt:
03/15/2012
Title:
SEMICONDUCTOR STRUCTURE HAVING VIAS AND HIGH DENSITY CAPACITORS
32
Patent #:
9053939
Issue Dt:
06/09/2015
Application #:
13303248
Filing Dt:
11/23/2011
Publication #:
US20130126944
Pub Dt:
05/23/2013
Title:
HETEROJUNCTION BIPOLAR TRANSISTOR WITH EPITAXIAL EMITTER STACK TO IMPROVE VERTICAL SCALING
33
Patent #:
8912020
Issue Dt:
12/16/2014
Application #:
13303486
Filing Dt:
11/23/2011
Publication #:
US20130126890
Pub Dt:
05/23/2013
Title:
INTEGRATING ACTIVE MATRIX INORGANIC LIGHT EMITTING DIODES FOR DISPLAY DEVICES
34
Patent #:
8557675
Issue Dt:
10/15/2013
Application #:
13305303
Filing Dt:
11/28/2011
Publication #:
US20130134486
Pub Dt:
05/30/2013
Title:
METHODS OF PATTERNING FEATURES IN A STRUCTURE USING MULTIPLE SIDEWALL IMAGE TRANSFER TECHNIQUE
35
Patent #:
8329519
Issue Dt:
12/11/2012
Application #:
13305449
Filing Dt:
11/28/2011
Publication #:
US20120070987
Pub Dt:
03/22/2012
Title:
METHODS FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING DECREASED CONTACT RESISTANCE
36
Patent #:
8791371
Issue Dt:
07/29/2014
Application #:
13305482
Filing Dt:
11/28/2011
Publication #:
US20130133937
Pub Dt:
05/30/2013
Title:
MESH PLANES WITH ALTERNATING SPACES FOR MULTI-LAYERED CERAMIC PACKAGES
37
Patent #:
8614121
Issue Dt:
12/24/2013
Application #:
13306488
Filing Dt:
11/29/2011
Publication #:
US20130134477
Pub Dt:
05/30/2013
Title:
METHOD OF MANUFACTURING BACK GATE TRIGGERED SILICON CONTROLLED RECTIFIERS
38
Patent #:
8735232
Issue Dt:
05/27/2014
Application #:
13306702
Filing Dt:
11/29/2011
Publication #:
US20130137234
Pub Dt:
05/30/2013
Title:
METHODS FOR FORMING SEMICONDUCTOR DEVICES
39
Patent #:
8592302
Issue Dt:
11/26/2013
Application #:
13307079
Filing Dt:
11/30/2011
Publication #:
US20130137269
Pub Dt:
05/30/2013
Title:
PATTERNING METHOD FOR FABRICATION OF A SEMICONDUCTOR DEVICE
40
Patent #:
8610174
Issue Dt:
12/17/2013
Application #:
13307412
Filing Dt:
11/30/2011
Publication #:
US20130134483
Pub Dt:
05/30/2013
Title:
BIPOLAR TRANSISTOR WITH A RAISED COLLECTOR PEDESTAL FOR REDUCED CAPACITANCE
41
Patent #:
8507915
Issue Dt:
08/13/2013
Application #:
13307787
Filing Dt:
11/30/2011
Publication #:
US20130134490
Pub Dt:
05/30/2013
Title:
LOW RESISTANCE EMBEDDED STRAP FOR A TRENCH CAPACITOR
42
Patent #:
8642423
Issue Dt:
02/04/2014
Application #:
13307874
Filing Dt:
11/30/2011
Publication #:
US20130134491
Pub Dt:
05/30/2013
Title:
POLYSILICON/METAL CONTACT RESISTANCE IN DEEP TRENCH
43
Patent #:
8642432
Issue Dt:
02/04/2014
Application #:
13308974
Filing Dt:
12/01/2011
Publication #:
US20130143356
Pub Dt:
06/06/2013
Title:
N-DOPANT FOR CARBON NANOTUBES AND GRAPHENE
44
Patent #:
8580635
Issue Dt:
11/12/2013
Application #:
13310796
Filing Dt:
12/05/2011
Publication #:
US20130140634
Pub Dt:
06/06/2013
Title:
METHOD OF REPLACING SILICON WITH METAL IN INTEGRATED CIRCUIT CHIP FABRICATION
45
Patent #:
8723177
Issue Dt:
05/13/2014
Application #:
13311785
Filing Dt:
12/06/2011
Publication #:
US20130140564
Pub Dt:
06/06/2013
Title:
Electrical Test Structure for Devices Employing High-K Dielectrics or Metal Gates
46
Patent #:
8737028
Issue Dt:
05/27/2014
Application #:
13312047
Filing Dt:
12/06/2011
Publication #:
US20130141823
Pub Dt:
06/06/2013
Title:
RC-TRIGGERED ESD CLAMP DEVICE WITH FEEDBACK FOR TIME CONSTANT ADJUSTMENT
47
Patent #:
8735986
Issue Dt:
05/27/2014
Application #:
13312442
Filing Dt:
12/06/2011
Publication #:
US20130140668
Pub Dt:
06/06/2013
Title:
FORMING STRUCTURES ON RESISTIVE SUBSTRATES
48
Patent #:
8440523
Issue Dt:
05/14/2013
Application #:
13313163
Filing Dt:
12/07/2011
Title:
MICROMECHANICAL DEVICE AND METHODS TO FABRICATE SAME USING HARD MASK RESISTANT TO STRUCTURE RELEASE ETCH
49
Patent #:
8507354
Issue Dt:
08/13/2013
Application #:
13314238
Filing Dt:
12/08/2011
Publication #:
US20130146952
Pub Dt:
06/13/2013
Title:
ON-CHIP CAPACITORS IN COMBINATION WITH CMOS DEVICES ON EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATES
50
Patent #:
8627158
Issue Dt:
01/07/2014
Application #:
13314657
Filing Dt:
12/08/2011
Publication #:
US20130151914
Pub Dt:
06/13/2013
Title:
FLASH ARRAY BUILT IN SELF TEST ENGINE WITH TRACE ARRAY AND FLASH METRIC REPORTING
51
Patent #:
8495553
Issue Dt:
07/23/2013
Application #:
13315406
Filing Dt:
12/09/2011
Publication #:
US20130152028
Pub Dt:
06/13/2013
Title:
NATIVE THRESHOLD VOLTAGE SWITCHING
52
Patent #:
8610243
Issue Dt:
12/17/2013
Application #:
13315647
Filing Dt:
12/09/2011
Publication #:
US20130147008
Pub Dt:
06/13/2013
Title:
METAL E-FUSE WITH INTERMETALLIC COMPOUND PROGRAMMING MECHANISM AND METHODS OF MAKING SAME
53
Patent #:
8490039
Issue Dt:
07/16/2013
Application #:
13315914
Filing Dt:
12/09/2011
Publication #:
US20130152029
Pub Dt:
06/13/2013
Title:
DISTRIBUTING SPARE LATCH CIRCUITS IN INTEGRATED CIRCUIT DESIGNS
54
Patent #:
8471342
Issue Dt:
06/25/2013
Application #:
13315939
Filing Dt:
12/09/2011
Publication #:
US20130146976
Pub Dt:
06/13/2013
Title:
INTEGRATED CIRCUITS FORMED ON STRAINED SUBSTRATES AND INCLUDING RELAXED BUFFER LAYERS AND METHODS FOR THE MANUFACTURE THEREOF
55
Patent #:
8575670
Issue Dt:
11/05/2013
Application #:
13316056
Filing Dt:
12/09/2011
Publication #:
US20130146957
Pub Dt:
06/13/2013
Title:
EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE FORMED IN AN EXTREMELY THIN SEMICONDUCTOR ON INSULATOR (ETSOI) SUBSTRATE
56
Patent #:
8809994
Issue Dt:
08/19/2014
Application #:
13316104
Filing Dt:
12/09/2011
Publication #:
US20130147007
Pub Dt:
06/13/2013
Title:
DEEP ISOLATION TRENCH STRUCTURE AND DEEP TRENCH CAPACITOR ON A SEMICONDUCTOR-ON-INSULATOR SUBSTRATE
57
Patent #:
8717803
Issue Dt:
05/06/2014
Application #:
13316172
Filing Dt:
12/09/2011
Publication #:
US20120081947
Pub Dt:
04/05/2012
Title:
METAL-INSULATOR-METAL-INSULATOR-METAL (MIMIM) MEMORY DEVICE
58
Patent #:
8748258
Issue Dt:
06/10/2014
Application #:
13316635
Filing Dt:
12/12/2011
Publication #:
US20130146959
Pub Dt:
06/13/2013
Title:
Method and Structure For Forming On-Chip High Quality Capacitors With ETSOI Transistors
59
Patent #:
8709890
Issue Dt:
04/29/2014
Application #:
13316641
Filing Dt:
12/12/2011
Publication #:
US20130146953
Pub Dt:
06/13/2013
Title:
Method and Structure For Forming ETSOI Capacitors, Diodes, Resistors and Back Gate Contacts
60
Patent #:
NONE
Issue Dt:
Application #:
13316677
Filing Dt:
12/12/2011
Publication #:
US20130146975
Pub Dt:
06/13/2013
Title:
SEMICONDUCTOR DEVICE AND INTEGRATED CIRCUIT WITH HIGH-K/METAL GATE WITHOUT HIGH-K DIRECT CONTACT WITH STI
61
Patent #:
8536025
Issue Dt:
09/17/2013
Application #:
13316978
Filing Dt:
12/12/2011
Publication #:
US20130147056
Pub Dt:
06/13/2013
Title:
RESIZED WAFER WITH A NEGATIVE PHOTORESIST RING AND DESIGN STRUCTURES THEREOF
62
Patent #:
8637403
Issue Dt:
01/28/2014
Application #:
13323093
Filing Dt:
12/12/2011
Publication #:
US20130147067
Pub Dt:
06/13/2013
Title:
LOCALLY TAILORING CHEMICAL MECHANICAL POLISHING (CMP) POLISH RATE FOR DIELECTRICS
63
Patent #:
8910355
Issue Dt:
12/16/2014
Application #:
13323285
Filing Dt:
12/12/2011
Publication #:
US20130147319
Pub Dt:
06/13/2013
Title:
Method of Manufacturing a Film Bulk Acoustic Resonator with a Loading Element
64
Patent #:
8525153
Issue Dt:
09/03/2013
Application #:
13323514
Filing Dt:
12/12/2011
Publication #:
US20130146940
Pub Dt:
06/13/2013
Title:
DESIGN STRUCTURE INCLUDING VOLTAGE CONTROLLED NEGATIVE RESISTANCE
65
Patent #:
8264078
Issue Dt:
09/11/2012
Application #:
13324499
Filing Dt:
12/13/2011
Publication #:
US20120080797
Pub Dt:
04/05/2012
Title:
METAL WIRING STRUCTURES FOR UNIFORM CURRENT DENSITY IN C4 BALLS
66
Patent #:
8581348
Issue Dt:
11/12/2013
Application #:
13324699
Filing Dt:
12/13/2011
Publication #:
US20130146982
Pub Dt:
06/13/2013
Title:
SEMICONDUCTOR DEVICE WITH TRANSISTOR LOCAL INTERCONNECTS
67
Patent #:
8739096
Issue Dt:
05/27/2014
Application #:
13326409
Filing Dt:
12/15/2011
Publication #:
US20130154054
Pub Dt:
06/20/2013
Title:
MICRO-ELECTRO-MECHANICAL STRUCTURE (MEMS) CAPACITOR DEVICES, CAPACITOR TRIMMING THEREOF AND DESIGN STRUCTURES
68
Patent #:
9318336
Issue Dt:
04/19/2016
Application #:
13326767
Filing Dt:
12/15/2011
Publication #:
US20130105879
Pub Dt:
05/02/2013
Title:
NON-VOLATILE MEMORY STRUCTURE EMPLOYING HIGH-K GATE DIELECTRIC AND METAL GATE
69
Patent #:
8610172
Issue Dt:
12/17/2013
Application #:
13326825
Filing Dt:
12/15/2011
Publication #:
US20130153964
Pub Dt:
06/20/2013
Title:
FETS WITH HYBRID CHANNEL MATERIALS
70
Patent #:
8722472
Issue Dt:
05/13/2014
Application #:
13328015
Filing Dt:
12/16/2011
Publication #:
US20130153993
Pub Dt:
06/20/2013
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND FINFET DEVICE
71
Patent #:
8709888
Issue Dt:
04/29/2014
Application #:
13328069
Filing Dt:
12/16/2011
Publication #:
US20130153996
Pub Dt:
06/20/2013
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND PDSOI DEVICE
72
Patent #:
8563376
Issue Dt:
10/22/2013
Application #:
13328106
Filing Dt:
12/16/2011
Publication #:
US20130153997
Pub Dt:
06/20/2013
Title:
HYBRID CMOS NANOWIRE MESH DEVICE AND BULK CMOS DEVICE
73
Patent #:
8853781
Issue Dt:
10/07/2014
Application #:
13328358
Filing Dt:
12/16/2011
Publication #:
US20130154007
Pub Dt:
06/20/2013
Title:
RARE-EARTH OXIDE ISOLATED SEMICONDUCTOR FIN
74
Patent #:
8539421
Issue Dt:
09/17/2013
Application #:
13328942
Filing Dt:
12/16/2011
Publication #:
US20130159948
Pub Dt:
06/20/2013
Title:
LAYOUT-SPECIFIC CLASSIFICATION AND PRIORITIZATION OF RECOMMENDED RULES VIOLATIONS
75
Patent #:
8603868
Issue Dt:
12/10/2013
Application #:
13329604
Filing Dt:
12/19/2011
Publication #:
US20130153971
Pub Dt:
06/20/2013
Title:
V-GROOVE SOURCE/DRAIN MOSFET AND PROCESS FOR FABRICATING SAME
76
Patent #:
8399352
Issue Dt:
03/19/2013
Application #:
13331606
Filing Dt:
12/20/2011
Publication #:
US20120153366
Pub Dt:
06/21/2012
Title:
SEMICONDUCTOR DEVICE COMPRISING SELF-ALIGNED CONTACT BARS AND METAL LINES WITH INCREASED VIA LANDING REGIONS
77
Patent #:
8765586
Issue Dt:
07/01/2014
Application #:
13331842
Filing Dt:
12/20/2011
Publication #:
US20130157450
Pub Dt:
06/20/2013
Title:
Methods of Forming Metal Silicide Regions on Semiconductor Devices
78
Patent #:
8524566
Issue Dt:
09/03/2013
Application #:
13331951
Filing Dt:
12/20/2011
Publication #:
US20130157421
Pub Dt:
06/20/2013
Title:
METHODS FOR THE FABRICATION OF INTEGRATED CIRCUITS INCLUDING BACK-ETCHING OF RAISED CONDUCTIVE STRUCTURES
79
Patent #:
9136319
Issue Dt:
09/15/2015
Application #:
13332619
Filing Dt:
12/21/2011
Publication #:
US20130164901
Pub Dt:
06/27/2013
Title:
METHOD OF MAKING CAPACITOR WITH A SEALING LINER AND SEMICONDUCTOR DEVICE COMPRISING SAME
80
Patent #:
8609480
Issue Dt:
12/17/2013
Application #:
13332676
Filing Dt:
12/21/2011
Publication #:
US20130161729
Pub Dt:
06/27/2013
Title:
METHODS OF FORMING ISOLATION STRUCTURES ON FINFET SEMICONDUCTOR DEVICES
81
Patent #:
8592264
Issue Dt:
11/26/2013
Application #:
13332991
Filing Dt:
12/21/2011
Publication #:
US20130161763
Pub Dt:
06/27/2013
Title:
SOURCE-DRAIN EXTENSION FORMATION IN REPLACEMENT METAL GATE TRANSISTOR DEVICE
82
Patent #:
8515684
Issue Dt:
08/20/2013
Application #:
13333408
Filing Dt:
12/21/2011
Publication #:
US20120109972
Pub Dt:
05/03/2012
Title:
SYSTEM AND METHOD FOR IDENTIFYING SIMILAR MOLECULES
83
Patent #:
8909383
Issue Dt:
12/09/2014
Application #:
13334903
Filing Dt:
12/22/2011
Publication #:
US20130166095
Pub Dt:
06/27/2013
Title:
Proactive Cooling Of Chips Using Workload Information and Controls
84
Patent #:
8614911
Issue Dt:
12/24/2013
Application #:
13335155
Filing Dt:
12/22/2011
Publication #:
US20130163320
Pub Dt:
06/27/2013
Title:
ENERGY-EFFICIENT ROW DRIVER FOR PROGRAMMING PHASE CHANGE MEMORY
85
Patent #:
8854872
Issue Dt:
10/07/2014
Application #:
13335237
Filing Dt:
12/22/2011
Publication #:
US20130163321
Pub Dt:
06/27/2013
Title:
DRIFT MITIGATION FOR MULTI-BITS PHASE CHANGE MEMORY
86
Patent #:
8605497
Issue Dt:
12/10/2013
Application #:
13335310
Filing Dt:
12/22/2011
Publication #:
US20130163322
Pub Dt:
06/27/2013
Title:
PARALLEL PROGRAMMING SCHEME IN MULTI-BIT PHASE CHANGE MEMORY
87
Patent #:
8637931
Issue Dt:
01/28/2014
Application #:
13337874
Filing Dt:
12/27/2011
Publication #:
US20130161744
Pub Dt:
06/27/2013
Title:
FINFET WITH MERGED FINS AND VERTICAL SILICIDE
88
Patent #:
8631376
Issue Dt:
01/14/2014
Application #:
13342228
Filing Dt:
01/03/2012
Publication #:
US20120174051
Pub Dt:
07/05/2012
Title:
METHOD AND SYSTEM FOR GENERATING A PLACEMENT LAYOUT OF A VLSI CIRCUIT DESIGN
89
Patent #:
8599673
Issue Dt:
12/03/2013
Application #:
13342409
Filing Dt:
01/03/2012
Publication #:
US20120106314
Pub Dt:
05/03/2012
Title:
HIGH DENSITY DATA STORAGE MEDIUM, METHOD AND DEVICE
90
Patent #:
8803243
Issue Dt:
08/12/2014
Application #:
13342435
Filing Dt:
01/03/2012
Publication #:
US20130168776
Pub Dt:
07/04/2013
Title:
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) DEVICE HAVING GATE STRUCTURES CONNECTED BY A METAL GATE CONDUCTOR
91
Patent #:
8592876
Issue Dt:
11/26/2013
Application #:
13342689
Filing Dt:
01/03/2012
Publication #:
US20130168783
Pub Dt:
07/04/2013
Title:
MICRO-ELECTRO-MECHANICAL SYSTEM (MEMS) CAPACITIVE OHMIC SWITCH AND DESIGN STRUCTURES
92
Patent #:
8741739
Issue Dt:
06/03/2014
Application #:
13342697
Filing Dt:
01/03/2012
Publication #:
US20130168835
Pub Dt:
07/04/2013
Title:
HIGH RESISTIVITY SILICON-ON-INSULATOR SUBSTRATE AND METHOD OF FORMING
93
Patent #:
8728897
Issue Dt:
05/20/2014
Application #:
13342797
Filing Dt:
01/03/2012
Publication #:
US20130168820
Pub Dt:
07/04/2013
Title:
POWER SIGE HETEROJUNCTION BIPOLAR TRANSISTOR (HBT) WITH IMPROVED DRIVE CURRENT BY STRAIN COMPENSATION
94
Patent #:
9780007
Issue Dt:
10/03/2017
Application #:
13343080
Filing Dt:
01/04/2012
Publication #:
US20130169308
Pub Dt:
07/04/2013
Title:
LCR TEST CIRCUIT STRUCTURE FOR DETECTING METAL GATE DEFECT CONDITIONS
95
Patent #:
8476706
Issue Dt:
07/02/2013
Application #:
13343472
Filing Dt:
01/04/2012
Publication #:
US20130168695
Pub Dt:
07/04/2013
Title:
CMOS HAVING A SIC/SIGE ALLOY STACK
96
Patent #:
8753969
Issue Dt:
06/17/2014
Application #:
13343513
Filing Dt:
01/27/2012
Publication #:
US20130196495
Pub Dt:
08/01/2013
Title:
METHODS FOR FABRICATING MOS DEVICES WITH STRESS MEMORIZATION
97
Patent #:
8946040
Issue Dt:
02/03/2015
Application #:
13343688
Filing Dt:
01/04/2012
Publication #:
US20130168821
Pub Dt:
07/04/2013
Title:
SOI LATERAL BIPOLAR TRANSISTOR HAVING MULTI-SIDED BASE CONTACT AND METHODS FOR MAKING SAME
98
Patent #:
8648330
Issue Dt:
02/11/2014
Application #:
13343799
Filing Dt:
01/05/2012
Publication #:
US20130175502
Pub Dt:
07/11/2013
Title:
NANOWIRE FIELD EFFECT TRANSISTORS
99
Patent #:
8372721
Issue Dt:
02/12/2013
Application #:
13343850
Filing Dt:
01/05/2012
Publication #:
US20120108050
Pub Dt:
05/03/2012
Title:
WORK FUNCTION ENGINEERING FOR EDRAM MOSFETS
100
Patent #:
8415744
Issue Dt:
04/09/2013
Application #:
13344006
Filing Dt:
01/05/2012
Publication #:
US20120112285
Pub Dt:
05/10/2012
Title:
SOI CMOS CIRCUITS WITH SUBSTRATE BIAS
Assignor
1
GLOBALFOUNDRIES INC.
Exec Dt:
10/22/2020
Assignee
1
GLOBALFOUNDRIES U.S. INC.
2600 GREAT AMERICA WAY
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
GLOBALFOUNDRIES SINGAPORE PTE. LTD.
60 WOODLANDS INDUSTRIAL PARK D STREET 2,
SINGAPORE, 738406 SINGAPORE

Search Results as of: 05/11/2024 11:33 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT