|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14284932
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
ELECTRODEPOSITION SYSTEMS AND METHODS THAT MINIMIZE ANODE AND/OR PLATING SOLUTION DEGRADATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14285067
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
RECONFIGURABLE BANDSTOP FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14285145
|
Filing Dt:
|
05/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
RECONFIGURABLE RAT RACE COUPLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14286074
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
INTERLEVEL DIELECTRIC STACK FOR INTERCONNECT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
14286285
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
|
Title:
|
MULTIPLE PATTERNING PROCESS FOR FORMING TRENCHES OR HOLES USING STITCHED ASSIST FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14286395
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
MASK-AWARE ROUTING AND RESULTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14286400
|
Filing Dt:
|
05/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
|
Title:
|
RAISED SOURCE/DRAIN EPI WITH SUPPRESSED LATERAL EPI OVERGROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14287249
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
|
Title:
|
FLUID-COOLED ELECTRONIC CIRCUIT DEVICE WITH COOLING FLUID CONDUITS HAVING OPTICAL TRANSMISSION MEDIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14288034
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES HAVING DIELECTRIC CAPS ON CONTACTS AND RELATED FABRICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14288278
|
Filing Dt:
|
05/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
METHODS, APPARATUS AND SYSTEM FOR SCREENING PROCESS SPLITS FOR TECHNOLOGY DEVELOPMENT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14288551
|
Filing Dt:
|
05/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING A GATE WITH REDUCED DEFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14288852
|
Filing Dt:
|
05/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES WITH ISOLATED OHMIC TRENCHES AND STAND-ALONE ISOLATION TRENCHES AND RELATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14292312
|
Filing Dt:
|
05/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
|
Title:
|
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) DEVICE HAVING GATE STRUCTURES CONNECTED BY A METAL GATE CONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14293306
|
Filing Dt:
|
06/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
ENCRYPTION ENGINE WITH TWIN CELL MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14294467
|
Filing Dt:
|
06/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
|
Title:
|
TRANSISTOR WITH EMBEDDED STRESS-INDUCING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14295618
|
Filing Dt:
|
06/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICE WITH ISOLATION PILLARS BETWEEN ADJACENT SEMICONDUCTOR FINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14296812
|
Filing Dt:
|
06/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
EMBEDDING SEMICONDUCTOR DEVICES IN SILICON-ON-INSULATOR WAFERS CONNECTED USING THROUGH SILICON VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14297822
|
Filing Dt:
|
06/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
BURIED SOURCE-DRAIN CONTACT FOR INTEGRATED CIRCUIT TRANSISTOR DEVICES AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14298040
|
Filing Dt:
|
06/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
VERTICAL CAPACITORS WITH SPACED CONDUCTIVE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
14299354
|
Filing Dt:
|
06/09/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
OPTICAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14300506
|
Filing Dt:
|
06/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE WHILE AVOIDING NODULES ON A GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14301395
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2014
| | | | |
|
Title:
|
THROUGH SILICON VIA WAFER, CONTACTS AND DESIGN STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14301748
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
FORMING GATE AND SOURCE/DRAIN CONTACT OPENINGS BY PERFORMING A COMMON ETCH PATTERNING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14301864
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
METHODS OF FORMING A PROTECTION LAYER ON A SEMICONDUCTOR DEVICE AND THE RESULTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14302585
|
Filing Dt:
|
06/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
STABLE NICKEL SILICIDE FORMATION WITH FLUORINE INCORPORATION AND RELATED IC STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14303217
|
Filing Dt:
|
06/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
|
Title:
|
Deployment of Software Images with Distinct Configuration Logic
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14304318
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SILICON WAVEGUIDE STRUCTURE WITH ARBITRARY GEOMETRY ON BULK SILICON SUBSTRATE, RELATED SYSTEMS AND PROGRAM PRODUCTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14304564
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SOLENOIDAL SERIES STACKED MULTIPATH INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14304598
|
Filing Dt:
|
06/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
HIGH-Q MULTIPATH PARALLEL STACKED INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
14305457
|
Filing Dt:
|
06/16/2014
|
|
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES ON SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14305543
|
Filing Dt:
|
06/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
FINFET AND NANOWIRE SEMICONDUCTOR DEVICES WITH SUSPENDED CHANNEL REGIONS AND GATE STRUCTURES SURROUNDING THE SUSPENDED CHANNEL REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14305630
|
Filing Dt:
|
06/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR BIT-LINE SENSING GATES ON AN SRAM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14306598
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
WAFER STRESS CONTROL WITH BACKSIDE PATTERNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14306599
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
PHASE-CHANGE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14306715
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
CORRECTING FOR STRESS INDUCED PATTERN SHIFTS IN SEMICONDUCTOR MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14306790
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
MANAGING A TRANSLATION LOOKASIDE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14307011
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
METHOD OF FORMING A REDUCED RESISTANCE FIN STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14307078
|
Filing Dt:
|
06/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING CAPACITORS HAVING DIFFERENT CAPACITOR DIELECTRICS AND METHOD FOR THE FORMATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14307575
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
REPLACEMENT GATE STRUCTURE FOR ENHANCING CONDUCTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14307604
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
BURIED SIGNAL TRANSMISSION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14308138
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHODS OF FORMING NANOWIRE DEVICES WITH DOPED EXTENSION REGIONS AND THE RESULTING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14308257
|
Filing Dt:
|
06/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHODS OF FORMING NANOWIRE DEVICES WITH SPACERS AND THE RESULTING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2018
|
Application #:
|
14309096
|
Filing Dt:
|
06/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHOD AND STRUCTURE FOR PROTECTING GATES DURING EPITAXIAL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14310097
|
Filing Dt:
|
06/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
Detecting Full-System Idle State In Adaptive-Tick Kernels
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14310314
|
Filing Dt:
|
06/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
MINIMIZING VOID FORMATION IN SEMICONDUCTOR VIAS AND TRENCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
14310470
|
Filing Dt:
|
06/20/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2015
| | | | |
|
Title:
|
SYNCHRONOUS SPLIT PAYMENT TRANSACTION MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
14311761
|
Filing Dt:
|
06/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
|
Title:
|
METHODS AND SYSTEMS FOR CHEMICAL MECHANICAL PLANARIZATION ENDPOINT DETECTION USING AN ALTERNATING CURRENT REFERENCE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
14312077
|
Filing Dt:
|
06/23/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2014
| | | | |
|
Title:
|
DRAM CELL BASED ON CONDUCTIVE NANOCHANNEL PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
14312467
|
Filing Dt:
|
06/23/2014
|
|
Title:
|
OPTICAL LATCH AND SYNAPTIC SWITCH
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14312759
|
Filing Dt:
|
06/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
|
Title:
|
PRESENTING MEANINGFUL INFORMATION SUMMARY FOR ANALYZING COMPLEX VISUALIZATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14313751
|
Filing Dt:
|
06/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
|
Title:
|
METHOD OF DEPOSITING COPPER USING PHYSICAL VAPOR DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14314595
|
Filing Dt:
|
06/25/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITS WITH A PLANARIZED PERMANET LAYER AND METHODS FOR FORMING FINFET DEVICES WITH A PLANARIZED PERMANENT LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14314670
|
Filing Dt:
|
06/25/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
TITANIUM SILICIDE FORMATION IN A NARROW SOURCE-DRAIN CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2016
|
Application #:
|
14315362
|
Filing Dt:
|
06/26/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
TRAPPING DISLOCATIONS IN HIGH-MOBILITY FINS BELOW ISOLATION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14315385
|
Filing Dt:
|
06/26/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
JUNCTION BUTTING STRUCTURE USING NONUNIFORM TRENCH SHAPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14315602
|
Filing Dt:
|
06/26/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
NON-PLANAR STRUCTURE WITH EXTENDED EXPOSED RAISED STRUCTURES AND SAME-LEVEL GATE AND SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14315885
|
Filing Dt:
|
06/26/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
THRESHOLD VOLTAGE CONTROL FOR MIXED-TYPE NON-PLANAR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14316930
|
Filing Dt:
|
06/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
|
Title:
|
DYNAMIC DETERMINATION OF INVENTORY PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14316988
|
Filing Dt:
|
06/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
SIDEWALL IMAGE TEMPLATES FOR DIRECTED SELF-ASSEMBLY MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14320841
|
Filing Dt:
|
07/01/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
|
Title:
|
GENERATION-BASED MEMORY SYNCHRONIZATION IN A MULTIPROCESSOR SYSTEM WITH WEAKLY CONSISTENT MEMORY ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14322987
|
Filing Dt:
|
07/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
|
Title:
|
METHODS OF FORMING A CHANNEL REGION FOR A SEMICONDUCTOR DEVICE BY PERFORMING A TRIPLE CLADDING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14323164
|
Filing Dt:
|
07/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
|
Title:
|
PHOTODETECTOR AND METHOD OF FORMING THE PHOTODETECTOR ON STACKED TRENCH ISOLATION REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
14323212
|
Filing Dt:
|
07/03/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2014
| | | | |
|
Title:
|
Graphene and Nanotube/Nanowire Transistor with a Self-Aligned Gate Structure on Transparent Substrates and Method of Making Same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14325668
|
Filing Dt:
|
07/08/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
|
Title:
|
METHOD AND STRUCTURE TO SUPPRESS FINFET HEATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14327598
|
Filing Dt:
|
07/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
UNIFORM FINFET GATE HEIGHT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14332886
|
Filing Dt:
|
07/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
|
Title:
|
INTEGRATED LDMOS DEVICES FOR SILICON PHOTONICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14333135
|
Filing Dt:
|
07/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
FINFET SEMICONDUCTOR DEVICE WITH A RECESSED LINER THAT DEFINES A FIN HEIGHT OF THE FINFET DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14333555
|
Filing Dt:
|
07/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
ROBUST REPLACEMENT GATE INTEGRATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14334269
|
Filing Dt:
|
07/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
FINFET DEVICE WITH AN ETCH STOP LAYER POSITIONED BETWEEN A GATE STRUCTURE AND A LOCAL ISOLATION MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14334385
|
Filing Dt:
|
07/17/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
|
Title:
|
ANISOTROPIC MATERIAL DAMAGE PROCESS FOR ETCHING LOW-K DIELECTRIC MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14334950
|
Filing Dt:
|
07/18/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2016
| | | | |
|
Title:
|
TRANSISTORS COMPRISING DOPED REGION-GAP-DOPED REGION STRUCTURES AND METHODS OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14334953
|
Filing Dt:
|
07/18/2014
|
|
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE WITH SIGMA CAVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14336407
|
Filing Dt:
|
07/21/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
|
Title:
|
RARE-EARTH OXIDE ISOLATED SEMICONDUCTOR FIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14337596
|
Filing Dt:
|
07/22/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
BIT CELL WITH DOUBLE PATTERENED METAL LAYER STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14341985
|
Filing Dt:
|
07/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
|
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS USING DIRECTED SELF-ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14344629
|
Filing Dt:
|
03/13/2014
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
|
Title:
|
Message Reconciliation During Disaster Recovery
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14353053
|
Filing Dt:
|
09/08/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
|
Title:
|
NON-INTRUSIVE METHOD AND APPARATUS FOR AUTOMATICALLY DISPATCHING SECURITY RULES IN CLOUD ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14362635
|
Filing Dt:
|
06/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
AUTOMATED MANAGEMENT OF PRIVATE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14363465
|
Filing Dt:
|
06/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR EFFICIENT SERVICE-INSTANCE ORIENTED ENERGY MANAGEMENT IN THE INTERNET OF THINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14364330
|
Filing Dt:
|
06/11/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
|
Title:
|
METHOD FOR ROUTING DATA IN A WIRELESS SENSOR NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14372466
|
Filing Dt:
|
07/16/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
|
Title:
|
AUTHENTICATING ACCEPTANCE OF A STRING USING AN AUTOMATON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
14378118
|
Filing Dt:
|
08/12/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2015
| | | | |
|
Title:
|
OBJECT CACHING FOR MOBILE DATA COMMUNICATION WITH MOBILITY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14381963
|
Filing Dt:
|
08/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/19/2015
| | | | |
|
Title:
|
Position Sensing Apparatus
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14444330
|
Filing Dt:
|
07/28/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING RAISED SOURCE DRAINS DEVICES WITH REDUCED SILICIDE CONTACT RESISTANCE AND METHODS TO FABRICATE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14446020
|
Filing Dt:
|
07/29/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
|
Title:
|
DETECTING PHISHING OF A MATRIX BARCODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14446634
|
Filing Dt:
|
07/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
METHOD OF FORMING A THROUGH-SILICON VIA UTILIZING A METAL CONTACT PAD IN A BACK-END-OF-LINE WIRING LEVEL TO FILL THE THROUGH-SILICON VIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14446710
|
Filing Dt:
|
07/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
|
Title:
|
IDENTIFYING CONTENT FROM AN ENCRYPTED COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
14446797
|
Filing Dt:
|
07/30/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
|
Title:
|
CONTACT LANDING PADS FOR A SEMICONDUCTOR DEVICE AND METHODS OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14447678
|
Filing Dt:
|
07/31/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
|
Title:
|
UNIAXIALLY-STRAINED FD-SOI FINFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14447685
|
Filing Dt:
|
07/31/2014
|
|
Title:
|
FINFETS AND TECHNIQUES FOR CONTROLLING SOURCE AND DRAIN JUNCTION PROFILES IN FINFETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14447710
|
Filing Dt:
|
07/31/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
STRUCTURE AND METHOD FOR MAKING CRACK STOP FOR 3D INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14447727
|
Filing Dt:
|
07/31/2014
|
|
Title:
|
METHODS FOR FORMING VERTICAL AND SHARP JUNCTIONS IN FINFET STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
14447830
|
Filing Dt:
|
07/31/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
STRAIN ENHANCEMENT IN TRANSISTORS COMPRISING AN EMBEDDED STRAIN-INDUCING SEMICONDUCTOR ALLOY BY CREATING A PATTERNING NON-UNIFORMITY AT THE BOTTOM OF THE GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14449177
|
Filing Dt:
|
08/01/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/12/2015
| | | | |
|
Title:
|
ELECTROMECHANICAL SWITCHING DEVICE WITH 2D LAYERED MATERIAL SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14449180
|
Filing Dt:
|
08/01/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
LOW VOLTAGE METAL GATE ANTIFUSE WITH DEPLETION MODE MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14450535
|
Filing Dt:
|
08/04/2014
|
|
Title:
|
METHODS FOR FORMING FinFETs WITH REDUCED SERIES RESISTANCE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14450721
|
Filing Dt:
|
08/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
|
Title:
|
TECHNIQUES FOR VALIDATING DISTRIBUTED DENIAL OF SERVICE ATTACKS BASED ON SOCIAL MEDIA CONTENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14451778
|
Filing Dt:
|
08/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
|
Title:
|
REMOTE DATA STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14451836
|
Filing Dt:
|
08/05/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2014
| | | | |
|
Title:
|
FABRICATING POLYSILICON MOS DEVICES AND PASSIVE ESD DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
14452606
|
Filing Dt:
|
08/06/2014
|
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
|
Title:
|
REPLACEMENT METAL GATE AND FABRICATION PROCESS WITH REDUCED LITHOGRAPHY STEPS
|
|
