|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09896538
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
THIOPHENE-CONTAINING PHOTO ACID GENERATORS FOR PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09896745
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR WRITING OPERATION IN SRAM CELLS EMPLOYING PFETS PASS GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09897205
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD OF USING SCATTEROMETRY MEASUREMENTS TO CONTROL PHOTORESIST ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09897624
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING CRITICAL DIMENSION VARIATION IN A LINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09897626
|
Filing Dt:
|
07/02/2001
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING A PLATING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09898039
|
Filing Dt:
|
07/05/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD OF FORMING LATTICE-MATCHED STRUCTURE ON SILICON AND STRUCTURE FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09898434
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
INTEGRATED REDUNDANCY ARCHITECTURE SYSTEM FOR AN EMBEDDED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09899957
|
Filing Dt:
|
07/06/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD OF CONTROLLING FLOATING BODY EFFECTS IN AN ASYMMETRICAL SOI DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09900400
|
Filing Dt:
|
07/05/2001
|
Title:
|
SOI MOSFET WITH ASYMMETRICAL SOURCE/BODY AND DRAIN/BODY JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09901329
|
Filing Dt:
|
07/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
SOFTWARE MODEM FOR COMMUNICATING DATA USING ENCRYPTED DATA AND UNENCRYPTED CONTROL CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09902024
|
Filing Dt:
|
07/10/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
LOCALLY INCREASING SIDEWALL DENSITY BY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09902351
|
Filing Dt:
|
07/10/2001
|
Title:
|
MACHINE READABLE CODE TO TRIGGER DATA COLLECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09902366
|
Filing Dt:
|
07/10/2001
|
Title:
|
SCATTERED SIGNAL COLLECTION USING STROBED TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09902587
|
Filing Dt:
|
07/12/2001
|
Title:
|
METHOD OF FORMING NITRIDE CAPPED CU LINES WITH REDUCED ELECTROMIGRATION ALONG THE CU/NITRIDE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09902859
|
Filing Dt:
|
07/11/2001
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR LOW DENSITY PARITY CHECK ENCODING OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09903758
|
Filing Dt:
|
07/13/2001
|
Title:
|
PRE-TREATMENT OF LOW-K DIELECTRIC FOR PREVENTION OF PHOTORESIST POISONING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09904367
|
Filing Dt:
|
07/12/2001
|
Title:
|
PROCESS INTEGRATION OF ELECTRICAL THICKNESS MEASUREMENT OF GATE OXIDE AND TUNNEL OXIDES BY CORONA DISCHARGE TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09904374
|
Filing Dt:
|
07/11/2001
|
Title:
|
METHOD AND APPARATUS FOR PASSING DEVICE CONFIGURATION INFORMATION TO A SHARED CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
09904751
|
Filing Dt:
|
07/13/2001
|
Title:
|
HARMONIC MIXER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09904943
|
Filing Dt:
|
07/13/2001
|
Title:
|
GRADED OXIDE CAPS ON LOW DIELECTRIC CONSTANT (LOW K) CHEMICAL VAPOR DEPOSTION (CVD) FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
09905080
|
Filing Dt:
|
07/16/2001
|
Title:
|
ARRANGEMENT FOR REDUCING APPLICATION EXECUTION BASED ON A DETERMINED LACK OF FLOW CONTROL CREDITS FOR A NETWORK CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
09905132
|
Filing Dt:
|
07/13/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
MECHANISM TO STRIP LARQ HEADER AND PRESERVE LARQ HEADER IN STATUS FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09905226
|
Filing Dt:
|
07/12/2001
|
Title:
|
SYSTEM AND SOFTWARE FOR DATA DISTRIBUTION IN SEMICONDUCTOR MANUFACTURING AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09905435
|
Filing Dt:
|
07/13/2001
|
Title:
|
ELIMINATION OF FLUX DIVERGENCE IN INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09905448
|
Filing Dt:
|
07/13/2001
|
Title:
|
REDUCING LATENCY FOR A RELOCATION CACHE LOOKUP AND ADDRESS MAPPING IN A DISTRIBUTED MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09907083
|
Filing Dt:
|
07/17/2001
|
Title:
|
POWER STATE RESYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09909307
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
ALL-IN-ONE DISPOSABLE/PERMANENT SPACER ELEVATED SOURCE/DRAIN, SELF-ALIGNED SILICIDE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
09910187
|
Filing Dt:
|
07/19/2001
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
INSTANT MESSAGING WITH VOICE CONVERSATION FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09911238
|
Filing Dt:
|
07/23/2001
|
Title:
|
SYSTEM AND METHOD TO MEASURE CLOSED AREA DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09915061
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
GROUNDED BODY SOI SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09917327
|
Filing Dt:
|
07/27/2001
|
Title:
|
METHOD OF USING DAMAGED AREAS OF A WAFER FOR PROCESS QUALIFICATIONS AND EXPERIMENTS, AND SYSTEM FOR ACCOMPLISHING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09918830
|
Filing Dt:
|
08/01/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
DYNAMIC PRECHARGE DECODE SCHEME FOR FAST DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09919293
|
Filing Dt:
|
07/31/2001
|
Title:
|
METHOD AND APPARATUS FOR PERIODIC CORRECTION OF METROLOGY DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09920459
|
Filing Dt:
|
08/01/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
STACK SWITCHING MECHANISM IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09922892
|
Filing Dt:
|
08/06/2001
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
DEEP TRENCH BODY SOI CONTACTS WITH EPITAXIAL LAYER FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09924318
|
Filing Dt:
|
08/08/2001
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
METHOD OF BUILDING A CMOS STRUCTURE ON THIN SOI WITH SOURCE/DRAIN ELECTRODES FORMED BY IN SITU DOPED SELECTIVE AMORPHOUS SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09924661
|
Filing Dt:
|
08/08/2001
|
Title:
|
ENHANCED BITLINE EQUALIZATION FOR HIERARCHICAL BITLINE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09925266
|
Filing Dt:
|
08/09/2001
|
Title:
|
METHOD AND APPARATUS FOR SAMPLING DOUBLE DATA RATE MEMORY READ DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09930979
|
Filing Dt:
|
08/17/2001
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR LINKING AND/OR PATTERNING SELF-ASSEMBLED OBJECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
09933461
|
Filing Dt:
|
08/20/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD FOR MINIMIZING SAMPLE DAMAGE DURING THE ABLATION OF MATERIAL USING A FOCUSED ULTRASHORT PULSED LASER BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09940297
|
Filing Dt:
|
08/28/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
METHOD OF REDUCING THE EXTRINSIC BODY RESISTANCE IN A SILICON-ON-INSULATOR BODY CONTACTED MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09943570
|
Filing Dt:
|
08/29/2001
|
Title:
|
ELECTROSTATIC LENS HAVING GLASSY GRAPHITE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09943665
|
Filing Dt:
|
08/30/2001
|
Title:
|
DUTY-CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09947098
|
Filing Dt:
|
09/05/2001
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
ELECTRONIC PACKAGE HAVING A THERMAL STRETCHING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09948478
|
Filing Dt:
|
09/07/2001
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
MEMS RF SWITCH WITH LOW ACTUATION VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09955552
|
Filing Dt:
|
09/18/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
WAFER BASED TEMPERATURE SENSORS FOR CHARACTERIZING CHEMICAL MECHANICAL POLISHING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09956367
|
Filing Dt:
|
09/19/2001
|
Title:
|
METHOD AND APPARATUS TO IMPROVE COATING QUALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09957913
|
Filing Dt:
|
09/21/2001
|
Title:
|
DRIVER CIRCUIT HAVING SHAPABLE TRANSITION WAVEFORMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
09961014
|
Filing Dt:
|
09/21/2001
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
AUTOMATIC HANDLING OF LINK FAILURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09965288
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09965919
|
Filing Dt:
|
09/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
GATE PROCESSING METHOD WITH REDUCED GATE OXIDE CORNER AND EDGE THINNING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09968219
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
ASYMMETRICAL MOSFET LAYOUT FOR HIGH CURRENTS AND HIGH SPEED OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09968814
|
Filing Dt:
|
10/02/2001
|
Title:
|
USE OF SEARCH LINES AS GLOBAL BITLINES IN A CAM DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
09969304
|
Filing Dt:
|
10/02/2001
|
Title:
|
APPARATUS AND METHOD FOR PROVIDING AN EXTERNAL CLOCK FROM A CIRCUIT IN SLEEP MODE IN A PROCESSOR -BASED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09969571
|
Filing Dt:
|
10/01/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
DATA STORAGE SYSTEM AND METHOD OF STORING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09969675
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
AUTOMATED SYSTEM-ON-CHIP INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09971820
|
Filing Dt:
|
10/05/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
PROCESS FOR REMOVING DOPANT IONS FROM A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09971840
|
Filing Dt:
|
10/05/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
COLUMN REDUNDANCY SYSTEM AND METHOD FOR EMBEDDED DRAM DEVICES WITH MULTIBANKING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09975213
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
ELECTRICAL COUPLING OF SUBSTRATES BY CONDUCTIVE BUTTONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09977922
|
Filing Dt:
|
10/15/2001
|
Title:
|
PREPARATION OF COMPOSITE HIGH-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09977928
|
Filing Dt:
|
10/15/2001
|
Title:
|
PREPARATION OF COMPOSITE HIGH-K / STANDARD-K DIELECTRICS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09978351
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
TAGGING AND ARBITRATION MECHANISM IN AN INPUT/OUTPUT NODE OF A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09978378
|
Filing Dt:
|
10/15/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
VIRTUAL CHANNEL BUFFER BYPASS FOR AN I/O NODE OF A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09981618
|
Filing Dt:
|
10/15/2001
|
Title:
|
APPARATUS AND METHOD FOR ALLOCATING BUFFER SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09989585
|
Filing Dt:
|
11/20/2001
|
Title:
|
METHOD FOR LIMITING DIVOT FORMATION IN POST SHALLOW TRENCH ISOLATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09992447
|
Filing Dt:
|
11/16/2001
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR UTILIZING INTEGRATED METROLOGY DATA AS FEED-FORWARD DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09994340
|
Filing Dt:
|
11/26/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
PROCESS FOR FORMING A DAMASCENE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
09994395
|
Filing Dt:
|
11/26/2001
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
METHOD OF USING TERNARY COPPER ALLOY TO OBTAIN A LOW RESISTANCE AND LARGE GRAIN SIZE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09996148
|
Filing Dt:
|
11/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
MICRO-ELECTROMECHANICAL SWITCH HAVING A CONDUCTIVE COMPRESSIBLE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09997904
|
Filing Dt:
|
11/30/2001
|
Title:
|
METHOD OF PHOTOLITHOGRAPHIC CRITICAL BY USING RETICLE MEASUREMENTS IN A CONTROL ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10000198
|
Filing Dt:
|
11/02/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE OF AN EMBEDDED DRAM ON SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
10000493
|
Filing Dt:
|
10/23/2001
|
Title:
|
CHEMICAL FEATURE DOUBLING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
10000695
|
Filing Dt:
|
11/15/2001
|
Title:
|
METHOD FOR FORMING HIGH PERFORMANCE CMOS DEVICES WITH ELEVATED SIDEWALL SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10002185
|
Filing Dt:
|
12/05/2001
|
Title:
|
ARRANGEMENT FOR INITIALIZING DIGITAL EQUALIZER SETTINGS BASED ON COMPARING DIGITAL EQUALIZER OUTPUTS TO PRESCRIBED EQUALIZER OUTPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
10005295
|
Filing Dt:
|
12/04/2001
|
Title:
|
SYSTEM FOR GENERATING A REFERENCE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10006076
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
FRAMEWORK FOR MULTIPLE-ENGINE BASED VERIFICATION TOOLS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10008383
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
BIPOLAR DEVICE HAVING NON-UNIFORM DEPTH BASE-EMITTER JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10010392
|
Filing Dt:
|
12/07/2001
|
Title:
|
APPARATUS FOR SUPPRESSING PACKAGED SEMICONDUCTOR CHIP CURVATURE WHILE MINIMIZING THERMAL IMPEDANCE AND MAXIMIZING SPEED/RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10010569
|
Filing Dt:
|
11/13/2001
|
Title:
|
MEMORY MANAGEMENT SYSTEM AND METHOD FOR PROVIDING PHYSICAL ADDRESS BASED MEMORY ACCESS SECURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10011351
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
FINFET SRAM CELL USING LOW MOBILITY PLANE FOR CELL STABILITY AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10011846
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
MULTIPLE-PLANE FINFET CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10013354
|
Filing Dt:
|
12/13/2001
|
Title:
|
IN-SITU MONITORING DURING LASER THERMAL ANNEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10014064
|
Filing Dt:
|
12/10/2001
|
Title:
|
CMOS PROCESS WITH AN INTEGRATED, HIGH PERFORMANCE, SILICIDE AGGLOMERATION FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10014660
|
Filing Dt:
|
11/07/2001
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
METHOD OF FABRICATING MICRO-ELECTROMECHANICAL SWITCHES ON CMOS COMPATIBLE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10014766
|
Filing Dt:
|
12/11/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
ORGANIC N-CHANNEL SEMICONDUCTOR DEVICE OF N,N' 3,4,9,10 PERYLENE TETRACARBOXYLIC DIIMIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10015239
|
Filing Dt:
|
12/13/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
MONOLITHICALLY INTEGRATED COLD POINT THERMOELECTRIC COOLER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10015987
|
Filing Dt:
|
12/13/2001
|
Title:
|
METHOD OF FORMING A RECESSED POLYSILICON FILLED TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
10016025
|
Filing Dt:
|
12/12/2001
|
Title:
|
SYSTEM AND METHOD FOR CONSERVING POWER IN A CONTENT ADDRESSABLE MEMORY BY PROVIDING AN INDEPENDENT SEARCH LINE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10016090
|
Filing Dt:
|
12/13/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
EMBEDDED INDUCTOR AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10016252
|
Filing Dt:
|
12/10/2001
|
Title:
|
METAL BRIDGING MONITOR FOR ETCH AND CMP ENDPOINT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
10016410
|
Filing Dt:
|
12/07/2001
|
Title:
|
SEMICONDUCTOR DEVICE WITH COPPER-FILLED VIA INCLUDES A COPPER-ZINC ALLO FILM FOR REDUCED ELECTROMIGRATION OF COPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10016605
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
VERTICAL DRAM PUNCHTHROUGH STOP SELF-ALIGNED TO STORAGE TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10016645
|
Filing Dt:
|
12/07/2001
|
Title:
|
METHOD OF REDUCING ELECTROMIGRATION BY ORDERING ZINC-DOPING IN AN ELECTROPLATED COPPER-ZINC INTERCONNECT AND A SEMICONDUCTOR DEVICE THEREBY FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10016702
|
Filing Dt:
|
12/11/2001
|
Title:
|
METHOD OF ENHANCING CLEAR FIELD PHASE SHIFT MASKS BY ADDING PARALLEL LINE TO PHASE 0 REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10016772
|
Filing Dt:
|
12/10/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
METHOD AND SYSTEM FOR USE OF AN EMBEDDED FIELD PROGRAMMABLE GATE ARRAY INTERCONNECT FOR FLEXIBLE I/O CONNECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10020551
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR CASCADE CONTROL USING INTEGRATED METROLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
10020931
|
Filing Dt:
|
12/19/2001
|
Title:
|
REMOVABLE SPACER TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10021531
|
Filing Dt:
|
12/12/2001
|
Title:
|
MODEL BASED METAL OVERETCH CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10021828
|
Filing Dt:
|
12/12/2001
|
Title:
|
PHOTOSENSITIVE BOTTOM ANTI-REFLECTIVE COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
10022162
|
Filing Dt:
|
12/17/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
SCANNING HEAT FLOW PROBE
|
|