skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/28/2015
Application #:
14525559
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
03/05/2015
Title:
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC
2
Patent #:
Issue Dt:
05/10/2016
Application #:
14525596
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
METHOD AND APPARATUS FOR QUANTIFYING DEFECTS DUE TO THROUGH SILICON VIAs IN INTEGRATED CIRCUITS
3
Patent #:
Issue Dt:
10/20/2015
Application #:
14525682
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
02/12/2015
Title:
COMPENSATING FOR WARPAGE OF A FLIP CHIP PACKAGE BY VARYING HEIGHTS OF A REDISTRIBUTION LAYER ON AN INTEGRATED CIRCUIT CHIP
4
Patent #:
Issue Dt:
10/20/2015
Application #:
14525743
Filing Dt:
10/28/2014
Title:
METHOD TO FORM DEFECT FREE REPLACEMENT FINS BY H2 ANNEAL
5
Patent #:
Issue Dt:
04/26/2016
Application #:
14525744
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
NON-PLANAR SCHOTTKY DIODE AND METHOD OF FABRICATION
6
Patent #:
Issue Dt:
05/10/2016
Application #:
14525763
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
SEMICONDUCTOR STRUCTURE HAVING FINFET ULTRA THIN BODY AND METHODS OF FABRICATION THEREOF
7
Patent #:
Issue Dt:
08/30/2016
Application #:
14525796
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
METHODS OF PRODUCING INTEGRATED CIRCUITS WITH AN AIR GAP
8
Patent #:
Issue Dt:
06/23/2015
Application #:
14525833
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
02/12/2015
Title:
RETARGETING SEMICONDUCTOR DEVICE SHAPES FOR MULTIPLE PATTERNING PROCESSES
9
Patent #:
Issue Dt:
11/29/2016
Application #:
14525842
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
04/28/2016
Title:
DUAL THREE-DIMENSIONAL AND RF SEMICONDUCTOR DEVICES USING LOCAL SOI
10
Patent #:
Issue Dt:
02/16/2016
Application #:
14526126
Filing Dt:
10/28/2014
Publication #:
Pub Dt:
02/12/2015
Title:
METHODS OF FORMING A SEMICONDUCTOR DEVICE WITH A PROTECTED GATE CAP LAYER AND THE RESULTING DEVICE
11
Patent #:
Issue Dt:
12/25/2018
Application #:
14526580
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
02/19/2015
Title:
SILICON CONTROLLED RECTIFIERS (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURES
12
Patent #:
Issue Dt:
10/25/2016
Application #:
14526617
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
FINFET DEVICE INCLUDING A UNIFORM SILICON ALLOY FIN
13
Patent #:
Issue Dt:
01/31/2017
Application #:
14526678
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
METHODS OF FORMING AN IMPROVED VIA TO CONTACT INTERFACE BY SELECTIVE FORMATION OF A CONDUCTIVE CAPPING LAYER
14
Patent #:
Issue Dt:
10/11/2016
Application #:
14526729
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
METHODS OF FORMING AN IMPROVED VIA TO CONTACT INTERFACE BY SELECTIVE FORMATION OF A METAL SILICIDE CAPPING LAYER
15
Patent #:
Issue Dt:
06/21/2016
Application #:
14526767
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
02/26/2015
Title:
EPITAXIAL SEMICONDUCTOR RESISTOR WITH SEMICONDUCTOR STRUCTURES ON SAME SUBSTRATE
16
Patent #:
Issue Dt:
05/09/2017
Application #:
14526831
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
TRANSISTOR STRUCTURES AND FABRICATION METHODS THEREOF
17
Patent #:
Issue Dt:
07/03/2018
Application #:
14526980
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
03/16/2017
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CONTACT ELEMENTS AND THE RESULTING DEVICE
18
Patent #:
Issue Dt:
04/19/2016
Application #:
14527042
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
03/05/2015
Title:
TRENCH ISOLATION STRUCTURES AND METHODS FOR BIPOLAR JUNCTION TRANSISTORS
19
Patent #:
Issue Dt:
05/17/2016
Application #:
14527207
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
EFFICIENT MAIN SPACER PULL BACK PROCESS FOR ADVANCED VLSI CMOS TECHNOLOGIES
20
Patent #:
Issue Dt:
05/02/2017
Application #:
14527278
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
EMBEDDED DRAM IN REPLACEMENT METAL GATE TECHNOLOGY
21
Patent #:
Issue Dt:
11/29/2016
Application #:
14527424
Filing Dt:
10/29/2014
Publication #:
Pub Dt:
05/05/2016
Title:
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH ISOLATION REGIONS HAVING UNIFORM STEP HEIGHTS
22
Patent #:
Issue Dt:
05/26/2015
Application #:
14527813
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/19/2015
Title:
DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND PATTERN FORMING METHOD USING THEREOF
23
Patent #:
Issue Dt:
03/29/2016
Application #:
14527867
Filing Dt:
10/30/2014
Title:
INTEGRATED CIRCUITS WITH SEPARATE WORKFUNCTION MATERIAL LAYERS AND METHODS FOR FABRICATING THE SAME
24
Patent #:
Issue Dt:
08/09/2016
Application #:
14528028
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
03/05/2015
Title:
TWO MASK PROCESS FOR ELECTROPLATING METAL EMPLOYING A NEGATIVE ELECTROPHORETIC PHOTORESIST
25
Patent #:
Issue Dt:
06/07/2016
Application #:
14528266
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
FINFET AND METHOD OF FABRICATION
26
Patent #:
Issue Dt:
02/21/2017
Application #:
14528316
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
04/30/2015
Title:
LGA SOCKET TERMINAL DAMAGE PREVENTION
27
Patent #:
Issue Dt:
06/30/2015
Application #:
14528388
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
HETEROJUNCTION BIPOLAR TRANSISTORS WITH REDUCED PARASITIC CAPACITANCE
28
Patent #:
Issue Dt:
02/07/2017
Application #:
14528435
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
02/26/2015
Title:
DEVICE ISOLATION WITH IMPROVED THERMAL CONDUCTIVITY
29
Patent #:
Issue Dt:
02/23/2016
Application #:
14528830
Filing Dt:
10/30/2014
Publication #:
Pub Dt:
03/05/2015
Title:
DUMMY FIN FORMATION BY GAS CLUSTER ION BEAM
30
Patent #:
Issue Dt:
08/16/2016
Application #:
14529243
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
03/05/2015
Title:
ELECTRICALLY CONTROLLED OPTICAL FUSE AND METHOD OF FABRICATION
31
Patent #:
Issue Dt:
10/25/2016
Application #:
14529332
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
03/05/2015
Title:
FINFET WITH DIELECTRIC ISOLATION BY SILICON-ON-NOTHING AND METHOD OF FABRICATION
32
Patent #:
Issue Dt:
11/22/2016
Application #:
14529338
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
04/30/2015
Title:
TECHNIQUES FOR MANAGING SECURITY MODES APPLIED TO APPLICATION PROGRAM EXECUTION
33
Patent #:
Issue Dt:
12/22/2015
Application #:
14529825
Filing Dt:
10/31/2014
Publication #:
Pub Dt:
11/26/2015
Title:
FINFET WITH DIELECTRIC ISOLATION BY SILICON-ON-NOTHING AND METHOD OF FABRICATION
34
Patent #:
Issue Dt:
07/05/2016
Application #:
14530796
Filing Dt:
11/02/2014
Publication #:
Pub Dt:
03/05/2015
Title:
DEVICE STRUCTURE WITH INCREASED CONTACT AREA AND REDUCED GATE CAPACITANCE
35
Patent #:
Issue Dt:
04/25/2017
Application #:
14530947
Filing Dt:
11/03/2014
Publication #:
Pub Dt:
05/05/2016
Title:
WORK-IN-PROGRESS SUBSTRATE PROCESSING METHODS AND SYSTEMS FOR USE IN THE FABRICATION OF INTEGRATED CIRCUITS
36
Patent #:
Issue Dt:
04/12/2016
Application #:
14531743
Filing Dt:
11/03/2014
Publication #:
Pub Dt:
05/05/2016
Title:
METHODS FOR FORMING FINFETS HAVING A CAPPING LAYER FOR REDUCING PUNCH THROUGH LEAKAGE
37
Patent #:
Issue Dt:
09/13/2016
Application #:
14532122
Filing Dt:
11/04/2014
Publication #:
Pub Dt:
03/26/2015
Title:
Gate-All-Around Nanowire MOSFET and Method of Formation
38
Patent #:
Issue Dt:
02/09/2016
Application #:
14532437
Filing Dt:
11/04/2014
Publication #:
Pub Dt:
03/05/2015
Title:
IN-SITU THERMOELECTRIC COOLING
39
Patent #:
Issue Dt:
09/06/2016
Application #:
14533154
Filing Dt:
11/05/2014
Publication #:
Pub Dt:
03/05/2015
Title:
SEMI-CONDUCTOR DEVICE WITH EPITAXIAL SOURCE/DRAIN FACETTING PROVIDED AT THE GATE EDGE
40
Patent #:
Issue Dt:
03/28/2017
Application #:
14533464
Filing Dt:
11/05/2014
Publication #:
Pub Dt:
05/05/2016
Title:
ALTERNATING SPACE DECOMPOSITION IN CIRCUIT STRUCTURE FABRICATION
41
Patent #:
Issue Dt:
05/03/2016
Application #:
14533497
Filing Dt:
11/05/2014
Publication #:
Pub Dt:
05/05/2016
Title:
ACHIEVING A CRITICAL DIMENSION TARGET BASED ON RESIST CHARACTERISTICS
42
Patent #:
Issue Dt:
02/02/2016
Application #:
14533629
Filing Dt:
11/05/2014
Title:
PATTERNING ASSIST FEATURE TO MITIGATE REACTIVE ION ETCH MICROLOADING EFFECT
43
Patent #:
Issue Dt:
01/24/2017
Application #:
14534205
Filing Dt:
11/06/2014
Publication #:
Pub Dt:
05/12/2016
Title:
DOPED METAL-INSULATOR-TRANSITION LATCH CIRCUITRY
44
Patent #:
Issue Dt:
03/01/2016
Application #:
14535433
Filing Dt:
11/07/2014
Title:
FABRICATING STACKED NANOWIRE, FIELD-EFFECT TRANSISTORS
45
Patent #:
Issue Dt:
10/25/2016
Application #:
14535852
Filing Dt:
11/07/2014
Publication #:
Pub Dt:
05/12/2016
Title:
METHODS OF FORMING REPLACEMENT GATE STRUCTURES ON FINFET DEVICES AND THE RESULTING DEVICES
46
Patent #:
Issue Dt:
08/09/2016
Application #:
14535942
Filing Dt:
11/07/2014
Publication #:
Pub Dt:
05/12/2016
Title:
METHODS OF FORMING REPLACEMENT GATE STRUCTURES ON FINFET DEVICES AND THE RESULTING DEVICES
47
Patent #:
Issue Dt:
01/10/2017
Application #:
14536026
Filing Dt:
11/07/2014
Publication #:
Pub Dt:
05/12/2016
Title:
METHODS OF FORMING PRODUCTS WITH FINFET SEMICONDUCTOR DEVICES WITHOUT REMOVING FINS IN CERTAIN AREAS OF THE PRODUCT
48
Patent #:
Issue Dt:
08/30/2016
Application #:
14536028
Filing Dt:
11/07/2014
Publication #:
Pub Dt:
05/12/2016
Title:
DESIGN RULE CLEAN LAYER MARKER
49
Patent #:
Issue Dt:
06/28/2016
Application #:
14536167
Filing Dt:
11/07/2014
Publication #:
Pub Dt:
05/12/2016
Title:
SELECTIVELY FORMING A PROTECTIVE CONDUCTIVE CAP ON A METAL GATE ELECTRODE
50
Patent #:
Issue Dt:
09/27/2016
Application #:
14536243
Filing Dt:
11/07/2014
Publication #:
Pub Dt:
05/12/2016
Title:
METHODS OF FORMING A COMBINED GATE AND SOURCE/DRAIN CONTACT STRUCTURE AND THE RESULTING DEVICE
51
Patent #:
Issue Dt:
07/07/2015
Application #:
14536737
Filing Dt:
11/10/2014
Publication #:
Pub Dt:
03/05/2015
Title:
FABRICATION OF NICKEL FREE SILICIDE FOR SEMICONDUCTOR CONTACT METALLIZATION
52
Patent #:
Issue Dt:
10/27/2015
Application #:
14537139
Filing Dt:
11/10/2014
Publication #:
Pub Dt:
02/26/2015
Title:
FINFET STRUCTURE AND METHOD TO ADJUST THRESHOLD VOLTAGE IN A FINFET STRUCTURE
53
Patent #:
Issue Dt:
10/25/2016
Application #:
14537832
Filing Dt:
11/10/2014
Publication #:
Pub Dt:
05/12/2016
Title:
SEMICONDUCTOR JUNCTION FORMATION
54
Patent #:
Issue Dt:
11/08/2016
Application #:
14538170
Filing Dt:
11/11/2014
Publication #:
Pub Dt:
04/23/2015
Title:
FABRICATING PREASSEMBLED OPTOELECTRONIC INTERCONNECT STRUCTURES
55
Patent #:
Issue Dt:
04/18/2017
Application #:
14538401
Filing Dt:
11/11/2014
Publication #:
Pub Dt:
03/05/2015
Title:
SELF-ALIGNED DIELECTRIC ISOLATION FOR FINFET DEVICES
56
Patent #:
Issue Dt:
08/18/2015
Application #:
14538944
Filing Dt:
11/12/2014
Publication #:
Pub Dt:
03/05/2015
Title:
COPPER INTERCONNECT WITH CVD LINER AND METALLIC CAP
57
Patent #:
Issue Dt:
11/17/2015
Application #:
14540504
Filing Dt:
11/13/2014
Title:
TOPOLOGICAL METHOD TO BUILD SELF-ALIGNED MTJ WITHOUT A MASK
58
Patent #:
Issue Dt:
10/11/2016
Application #:
14540724
Filing Dt:
11/13/2014
Publication #:
Pub Dt:
05/19/2016
Title:
METAL SEGMENTS AS LANDING PADS AND LOCAL INTERCONNECTS IN AN IC DEVICE
59
Patent #:
Issue Dt:
07/21/2015
Application #:
14541182
Filing Dt:
11/14/2014
Publication #:
Pub Dt:
03/12/2015
Title:
SEMICONDUCTOR DEVICES HAVING DIFFERENT GATE OXIDE THICKNESSES
60
Patent #:
Issue Dt:
09/13/2016
Application #:
14541754
Filing Dt:
11/14/2014
Publication #:
Pub Dt:
05/19/2016
Title:
INTEGRATED CIRCUITS WITH MIDDLE OF LINE CAPACITANCE REDUCTION IN SELF-ALIGNED CONTACT PROCESS FLOW AND FABRICATION METHODS
61
Patent #:
Issue Dt:
11/08/2016
Application #:
14541803
Filing Dt:
11/14/2014
Publication #:
Pub Dt:
05/19/2016
Title:
THREE DIMENSIONAL ORGANIC OR GLASS INTERPOSER
62
Patent #:
Issue Dt:
11/22/2016
Application #:
14543992
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
05/19/2016
Title:
SELF-ALIGNED VIA PROCESS FLOW
63
Patent #:
Issue Dt:
10/20/2015
Application #:
14546058
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
03/12/2015
Title:
HIGH LINEARITY SOI WAFER FOR LOW-DISTORTION CIRCUIT APPLICATIONS
64
Patent #:
Issue Dt:
07/24/2018
Application #:
14546065
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
05/19/2016
Title:
INTEGRATED CIRCUIT PERFORMANCE MODELING USING A CONNECTIVITY-BASED CONDENSED RESISTANCE MODEL FOR A CONDUCTIVE STRUCTURE IN AN INTEGRATED CIRCUIT
65
Patent #:
Issue Dt:
11/26/2019
Application #:
14546318
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
05/19/2016
Title:
SCOPED SEARCH ENGINE
66
Patent #:
Issue Dt:
06/28/2016
Application #:
14546460
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
05/21/2015
Title:
TARGET IDENTIFICATION FOR SENDING CONTENT FROM A MOBILE DEVICE
67
Patent #:
Issue Dt:
09/20/2016
Application #:
14546554
Filing Dt:
11/18/2014
Publication #:
Pub Dt:
03/12/2015
Title:
DYNAMIC RECONFIGURATION-SWITCHING OF WINDINGS IN AN ELECTRIC MOTOR
68
Patent #:
Issue Dt:
07/21/2015
Application #:
14547504
Filing Dt:
11/19/2014
Publication #:
Pub Dt:
06/18/2015
Title:
TAPE SERVO TRACK WRITE COMPENSATION
69
Patent #:
Issue Dt:
12/13/2016
Application #:
14548624
Filing Dt:
11/20/2014
Publication #:
Pub Dt:
05/21/2015
Title:
VIRTUAL MACHINE BACKUP
70
Patent #:
Issue Dt:
10/11/2016
Application #:
14548929
Filing Dt:
11/20/2014
Publication #:
Pub Dt:
05/26/2016
Title:
FORWARD ERROR CORRECTION SYNCHRONIZATION
71
Patent #:
Issue Dt:
03/22/2016
Application #:
14549117
Filing Dt:
11/20/2014
Publication #:
Pub Dt:
03/19/2015
Title:
INTEGRATED CIRCUITS WITH SRAM CELLS HAVING ADDITIONAL READ STACKS
72
Patent #:
Issue Dt:
12/22/2015
Application #:
14549663
Filing Dt:
11/21/2014
Publication #:
Pub Dt:
03/19/2015
Title:
SYSTEMS AND METHODS FOR MANAGING COMPUTING SYSTEMS UTILIZING AUGMENTED REALITY
73
Patent #:
Issue Dt:
09/27/2016
Application #:
14550019
Filing Dt:
11/21/2014
Publication #:
Pub Dt:
05/26/2016
Title:
RECESSING RMG METAL GATE STACK FOR FORMING SELF-ALIGNED CONTACT
74
Patent #:
Issue Dt:
05/17/2016
Application #:
14550531
Filing Dt:
11/21/2014
Publication #:
Pub Dt:
05/14/2015
Title:
DEVICE HAVING SELF-REPAIR CU BARRIER FOR SOLVING BARRIER DEGRADATION DUE TO RU CMP
75
Patent #:
Issue Dt:
03/22/2016
Application #:
14551249
Filing Dt:
11/24/2014
Publication #:
Pub Dt:
03/19/2015
Title:
ELECTRONIC FUSE HAVING A SUBSTANTIALLY UNIFORM THERMAL PROFILE
76
Patent #:
Issue Dt:
08/23/2016
Application #:
14551606
Filing Dt:
11/24/2014
Publication #:
Pub Dt:
04/16/2015
Title:
INTEGRATED CIRCUITS INCLUDING FINFET DEVICES WITH LOWER CONTACT RESISTANCE AND REDUCED PARASITIC CAPACITANCE AND METHODS FOR FABRICATING THE SAME
77
Patent #:
Issue Dt:
06/23/2015
Application #:
14551693
Filing Dt:
11/24/2014
Publication #:
Pub Dt:
04/16/2015
Title:
SEMICONDUCTOR DEVICE RELIABILITY MODEL AND METHODOLOGIES FOR USE THEREOF
78
Patent #:
Issue Dt:
06/28/2016
Application #:
14552782
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
03/19/2015
Title:
MODELING MULTI-PATTERNING VARIABILITY WITH STATISTICAL TIMING
79
Patent #:
Issue Dt:
07/21/2015
Application #:
14552791
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
03/19/2015
Title:
MULTICHIP MODULE WITH STIFFENING FRAME AND ASSOCIATED COVERS
80
Patent #:
Issue Dt:
08/08/2017
Application #:
14553203
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
05/26/2016
Title:
MICROBOLOMETER DEVICES IN CMOS AND BiCMOS TECHNOLOGIES
81
Patent #:
Issue Dt:
03/21/2017
Application #:
14553863
Filing Dt:
11/25/2014
Publication #:
Pub Dt:
05/26/2016
Title:
METHODS, APPARATUS AND SYSTEM FOR VOLTAGE RAMP TESTING
82
Patent #:
Issue Dt:
11/08/2016
Application #:
14554428
Filing Dt:
11/26/2014
Publication #:
Pub Dt:
05/28/2015
Title:
FOOT PAD STRUCTURE FOR AN APPARATUS
83
Patent #:
Issue Dt:
02/16/2016
Application #:
14554643
Filing Dt:
11/26/2014
Publication #:
Pub Dt:
04/30/2015
Title:
SELF-PROTECTED METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
84
Patent #:
Issue Dt:
07/21/2015
Application #:
14554766
Filing Dt:
11/26/2014
Publication #:
Pub Dt:
03/26/2015
Title:
TUNNEL FIELD-EFFECT TRANSISTORS WITH A GATE-SWING BROKEN-GAP HETEROSTRUCTURE
85
Patent #:
Issue Dt:
06/23/2015
Application #:
14556200
Filing Dt:
11/30/2014
Publication #:
Pub Dt:
05/07/2015
Title:
FLEXIBLE, STRETCHABLE ELECTRONIC DEVICES
86
Patent #:
Issue Dt:
06/16/2015
Application #:
14556638
Filing Dt:
12/01/2014
Publication #:
Pub Dt:
03/26/2015
Title:
Raised Source/Drain and Gate Portion with Dielectric Spacer or Air Gap Spacer
87
Patent #:
Issue Dt:
08/30/2016
Application #:
14557541
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
ASYMMETRIC FIELD EFFECT TRANSISTOR CAP LAYER
88
Patent #:
Issue Dt:
06/23/2015
Application #:
14557578
Filing Dt:
12/02/2014
Title:
MODELING CHARGE DISTRIBUTION ON FINFET SIDEWALLS
89
Patent #:
Issue Dt:
06/07/2016
Application #:
14557759
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
03/26/2015
Title:
PREDICTIVE FETCHING AND DECODING FOR SELECTED RETURN INSTRUCTIONS
90
Patent #:
Issue Dt:
01/10/2017
Application #:
14557819
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
VOID MONITORING DEVICE FOR MEASUREMENT OF WAFER TEMPERATURE VARIATIONS
91
Patent #:
Issue Dt:
02/13/2018
Application #:
14558037
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
CONTACT MODULE FOR OPTIMIZING EMITTER AND CONTACT RESISTANCE
92
Patent #:
Issue Dt:
01/17/2017
Application #:
14558411
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
06/02/2016
Title:
3D Multipath Inductor
93
Patent #:
Issue Dt:
02/02/2016
Application #:
14558591
Filing Dt:
12/02/2014
Publication #:
Pub Dt:
03/26/2015
Title:
TAPE HEADER PROTECTION SCHEME FOR USE IN A TAPE STORAGE SUBSYSTEM
94
Patent #:
Issue Dt:
08/09/2016
Application #:
14558782
Filing Dt:
12/03/2014
Publication #:
Pub Dt:
06/09/2016
Title:
CHIP CARRIER WITH DUAL-SIDED CHIP ACCESS AND A METHOD FOR TESTING A CHIP USING THE CHIP CARRIER
95
Patent #:
Issue Dt:
02/28/2017
Application #:
14558904
Filing Dt:
12/03/2014
Publication #:
Pub Dt:
05/21/2015
Title:
SEMICONDUCTOR DEVICE WITH A LOW-K SPACER AND METHOD OF FORMING THE SAME
96
Patent #:
Issue Dt:
01/03/2017
Application #:
14559087
Filing Dt:
12/03/2014
Publication #:
Pub Dt:
03/26/2015
Title:
PREDICTOR DATA STRUCTURE FOR USE IN PIPELINED PROCESSING
97
Patent #:
Issue Dt:
06/06/2017
Application #:
14559951
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
05/28/2015
Title:
FIELD EFFECT TRANSISTORS WITH VARYING THRESHOLD VOLTAGES
98
Patent #:
Issue Dt:
07/26/2016
Application #:
14560035
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
06/09/2016
Title:
METHOD FOR REDUCING GATE HEIGHT VARIATION DUE TO OVERLAPPING MASKS
99
Patent #:
Issue Dt:
03/28/2017
Application #:
14560049
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
06/09/2016
Title:
FORMING SELF-ALIGNED NISI PLACEMENT WITH IMPROVED PERFORMANCE AND YIELD
100
Patent #:
Issue Dt:
09/12/2017
Application #:
14560054
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
06/09/2016
Title:
INTEGRATED CIRCUITS INCLUDING REPLACEMENT GATE STRUCTURES AND METHODS FOR FABRICATING THE SAME
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/08/2024 10:58 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT