skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 14520
Page 17 of 146
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146
1
Patent #:
6658633
Issue Dt:
12/02/2003
Application #:
09969675
Filing Dt:
10/03/2001
Publication #:
US20030093764
Pub Dt:
05/15/2003
Title:
AUTOMATED SYSTEM-ON-CHIP INTEGRATED CIRCUIT DESIGN VERIFICATION SYSTEM
2
Patent #:
6764551
Issue Dt:
07/20/2004
Application #:
09971820
Filing Dt:
10/05/2001
Publication #:
US20030066542
Pub Dt:
04/10/2003
Title:
PROCESS FOR REMOVING DOPANT IONS FROM A SUBSTRATE
3
Patent #:
6552938
Issue Dt:
04/22/2003
Application #:
09971840
Filing Dt:
10/05/2001
Publication #:
US20030067816
Pub Dt:
04/10/2003
Title:
COLUMN REDUNDANCY SYSTEM AND METHOD FOR EMBEDDED DRAM DEVICES WITH MULTIBANKING CAPABILITY
4
Patent #:
6579750
Issue Dt:
06/17/2003
Application #:
09974217
Filing Dt:
10/09/2001
Title:
MANUFACTURING METHOD FOR FULLY DEPLETED SILICON ON INSULATOR SEMICONDUCTOR DEVICE
5
Patent #:
6383950
Issue Dt:
05/07/2002
Application #:
09974568
Filing Dt:
10/10/2001
Title:
INSULATING AND CAPPING STRUCTURE WITH PRESERVATION OF THE LOW DIELECTRIC CONSTANT OF THE INSULATING LAYER
6
Patent #:
6529084
Issue Dt:
03/04/2003
Application #:
09974986
Filing Dt:
10/11/2001
Title:
INTERLEAVED FEEDFORWARD VCO AND PLL
7
Patent #:
6848914
Issue Dt:
02/01/2005
Application #:
09975213
Filing Dt:
10/11/2001
Publication #:
US20030073329
Pub Dt:
04/17/2003
Title:
ELECTRICAL COUPLING OF SUBSTRATES BY CONDUCTIVE BUTTONS
8
Patent #:
6756257
Issue Dt:
06/29/2004
Application #:
09975435
Filing Dt:
10/11/2001
Publication #:
US20030104681
Pub Dt:
06/05/2003
Title:
PATTERNED SOI REGIONS ON SEMICONDUCTOR CHIPS
9
Patent #:
6538522
Issue Dt:
03/25/2003
Application #:
09977423
Filing Dt:
10/15/2001
Publication #:
US20030071692
Pub Dt:
04/17/2003
Title:
METHOD AND RING OSCILLATOR FOR EVALUATING DYNAMIC CIRCUITS
10
Patent #:
6562491
Issue Dt:
05/13/2003
Application #:
09977922
Filing Dt:
10/15/2001
Title:
PREPARATION OF COMPOSITE HIGH-K DIELECTRICS
11
Patent #:
6559014
Issue Dt:
05/06/2003
Application #:
09977928
Filing Dt:
10/15/2001
Title:
PREPARATION OF COMPOSITE HIGH-K / STANDARD-K DIELECTRICS FOR SEMICONDUCTOR DEVICES
12
Patent #:
6728790
Issue Dt:
04/27/2004
Application #:
09978351
Filing Dt:
10/15/2001
Publication #:
US20030097500
Pub Dt:
05/22/2003
Title:
TAGGING AND ARBITRATION MECHANISM IN AN INPUT/OUTPUT NODE OF A COMPUTER SYSTEM
13
Patent #:
6681274
Issue Dt:
01/20/2004
Application #:
09978378
Filing Dt:
10/15/2001
Publication #:
US20030093593
Pub Dt:
05/15/2003
Title:
VIRTUAL CHANNEL BUFFER BYPASS FOR AN I/O NODE OF A COMPUTER SYSTEM
14
Patent #:
6715055
Issue Dt:
03/30/2004
Application #:
09981618
Filing Dt:
10/15/2001
Title:
APPARATUS AND METHOD FOR ALLOCATING BUFFER SPACE
15
Patent #:
6541351
Issue Dt:
04/01/2003
Application #:
09989585
Filing Dt:
11/20/2001
Title:
METHOD FOR LIMITING DIVOT FORMATION IN POST SHALLOW TRENCH ISOLATION PROCESSES
16
Patent #:
6708075
Issue Dt:
03/16/2004
Application #:
09992447
Filing Dt:
11/16/2001
Publication #:
US20030097198
Pub Dt:
05/22/2003
Title:
METHOD AND APPARATUS FOR UTILIZING INTEGRATED METROLOGY DATA AS FEED-FORWARD DATA
17
Patent #:
6649531
Issue Dt:
11/18/2003
Application #:
09994340
Filing Dt:
11/26/2001
Publication #:
US20030100190
Pub Dt:
05/29/2003
Title:
PROCESS FOR FORMING A DAMASCENE STRUCTURE
18
Patent #:
7696092
Issue Dt:
04/13/2010
Application #:
09994395
Filing Dt:
11/26/2001
Publication #:
US20040005773
Pub Dt:
01/08/2004
Title:
METHOD OF USING TERNARY COPPER ALLOY TO OBTAIN A LOW RESISTANCE AND LARGE GRAIN SIZE INTERCONNECT
19
Patent #:
6753606
Issue Dt:
06/22/2004
Application #:
09994954
Filing Dt:
11/27/2001
Publication #:
US20020042197
Pub Dt:
04/11/2002
Title:
METHOD AND STRUCTURE FOR REDUCTION OF CONTACT RESISTANCE OF METAL SILICIDES USING A METAL-GERMANIUM ALLOY
20
Patent #:
6993107
Issue Dt:
01/31/2006
Application #:
09996053
Filing Dt:
11/28/2001
Publication #:
US20020136343
Pub Dt:
09/26/2002
Title:
ANALOG UNIDIRECTIONAL SERIAL LINK ARCHITECTURE
21
Patent #:
6836029
Issue Dt:
12/28/2004
Application #:
09996148
Filing Dt:
11/28/2001
Publication #:
US20030098618
Pub Dt:
05/29/2003
Title:
MICRO-ELECTROMECHANICAL SWITCH HAVING A CONDUCTIVE COMPRESSIBLE ELECTRODE
22
Patent #:
6649959
Issue Dt:
11/18/2003
Application #:
09996731
Filing Dt:
11/30/2001
Publication #:
US20020034844
Pub Dt:
03/21/2002
Title:
METHOD FOR INCREASING A VERY-LARGE-SCALE-INTEGRATED (VLSI) CAPACITOR SIZE ON BULK SILICON AND SILICON-ON-INSULATOR (SOI) WAFERS AND STRUCTURE FORMED THEREBY
23
Patent #:
6557163
Issue Dt:
04/29/2003
Application #:
09997904
Filing Dt:
11/30/2001
Title:
METHOD OF PHOTOLITHOGRAPHIC CRITICAL BY USING RETICLE MEASUREMENTS IN A CONTROL ALGORITHM
24
Patent #:
6824287
Issue Dt:
11/30/2004
Application #:
10000093
Filing Dt:
12/04/2001
Publication #:
US20020070660
Pub Dt:
06/13/2002
Title:
FLAT TYPE FLUORESCENT LAMP
25
Patent #:
6590259
Issue Dt:
07/08/2003
Application #:
10000198
Filing Dt:
11/02/2001
Publication #:
US20020064913
Pub Dt:
05/30/2002
Title:
SEMICONDUCTOR DEVICE OF AN EMBEDDED DRAM ON SOI SUBSTRATE
26
Patent #:
6534243
Issue Dt:
03/18/2003
Application #:
10000493
Filing Dt:
10/23/2001
Title:
CHEMICAL FEATURE DOUBLING PROCESS
27
Patent #:
6509221
Issue Dt:
01/21/2003
Application #:
10000695
Filing Dt:
11/15/2001
Title:
METHOD FOR FORMING HIGH PERFORMANCE CMOS DEVICES WITH ELEVATED SIDEWALL SPACERS
28
Patent #:
7233616
Issue Dt:
06/19/2007
Application #:
10002185
Filing Dt:
12/05/2001
Title:
ARRANGEMENT FOR INITIALIZING DIGITAL EQUALIZER SETTINGS BASED ON COMPARING DIGITAL EQUALIZER OUTPUTS TO PRESCRIBED EQUALIZER OUTPUTS
29
Patent #:
6534806
Issue Dt:
03/18/2003
Application #:
10005295
Filing Dt:
12/04/2001
Title:
SYSTEM FOR GENERATING A REFERENCE VOLTAGE
30
Patent #:
6650021
Issue Dt:
11/18/2003
Application #:
10005951
Filing Dt:
12/03/2001
Publication #:
US20020053746
Pub Dt:
05/09/2002
Title:
RECESSED BOND PAD
31
Patent #:
6698003
Issue Dt:
02/24/2004
Application #:
10006076
Filing Dt:
12/06/2001
Publication #:
US20030110455
Pub Dt:
06/12/2003
Title:
FRAMEWORK FOR MULTIPLE-ENGINE BASED VERIFICATION TOOLS FOR INTEGRATED CIRCUITS
32
Patent #:
6602772
Issue Dt:
08/05/2003
Application #:
10006969
Filing Dt:
12/04/2001
Publication #:
US20020070675
Pub Dt:
06/13/2002
Title:
METHOD FOR NON-CONTACT STRESS EVALUATION OF WAFER GATE DIELECTRIC RELIABILITY
33
Patent #:
6803642
Issue Dt:
10/12/2004
Application #:
10008383
Filing Dt:
12/06/2001
Publication #:
US20030109109
Pub Dt:
06/12/2003
Title:
BIPOLAR DEVICE HAVING NON-UNIFORM DEPTH BASE-EMITTER JUNCTION
34
Patent #:
6803653
Issue Dt:
10/12/2004
Application #:
10010392
Filing Dt:
12/07/2001
Title:
APPARATUS FOR SUPPRESSING PACKAGED SEMICONDUCTOR CHIP CURVATURE WHILE MINIMIZING THERMAL IMPEDANCE AND MAXIMIZING SPEED/RELIABILITY
35
Patent #:
6823433
Issue Dt:
11/23/2004
Application #:
10010569
Filing Dt:
11/13/2001
Title:
MEMORY MANAGEMENT SYSTEM AND METHOD FOR PROVIDING PHYSICAL ADDRESS BASED MEMORY ACCESS SECURITY
36
Patent #:
7426644
Issue Dt:
09/16/2008
Application #:
10011151
Filing Dt:
12/05/2001
Title:
SYSTEM AND METHOD FOR HANDLING DEVICE ACCESSES TO A MEMORY PROVIDING INCREASED MEMORY ACCESS SECURITY
37
Patent #:
6967351
Issue Dt:
11/22/2005
Application #:
10011351
Filing Dt:
12/04/2001
Publication #:
US20030102518
Pub Dt:
06/05/2003
Title:
FINFET SRAM CELL USING LOW MOBILITY PLANE FOR CELL STABILITY AND METHOD FOR FORMING
38
Patent #:
6657259
Issue Dt:
12/02/2003
Application #:
10011846
Filing Dt:
12/04/2001
Publication #:
US20030102497
Pub Dt:
06/05/2003
Title:
MULTIPLE-PLANE FINFET CMOS
39
Patent #:
6722031
Issue Dt:
04/20/2004
Application #:
10012426
Filing Dt:
12/07/2001
Publication #:
US20020050402
Pub Dt:
05/02/2002
Title:
METHOD FOR MAKING PRINTED CIRCUIT BOARD HAVING LOW COEFFICIENT OF THEMAL EXPANSION POWER/GROUND PLANE
40
Patent #:
6678569
Issue Dt:
01/13/2004
Application #:
10013070
Filing Dt:
11/06/2001
Publication #:
US20020062162
Pub Dt:
05/23/2002
Title:
USER CONFIGURABLE MULTIVARIATE TIME SERIES REDUCTION TOOL CONTROL METHOD
41
Patent #:
6656749
Issue Dt:
12/02/2003
Application #:
10013354
Filing Dt:
12/13/2001
Title:
IN-SITU MONITORING DURING LASER THERMAL ANNEALING
42
Patent #:
6756255
Issue Dt:
06/29/2004
Application #:
10014064
Filing Dt:
12/10/2001
Title:
CMOS PROCESS WITH AN INTEGRATED, HIGH PERFORMANCE, SILICIDE AGGLOMERATION FUSE
43
Patent #:
6635506
Issue Dt:
10/21/2003
Application #:
10014660
Filing Dt:
11/07/2001
Publication #:
US20030148550
Pub Dt:
08/07/2003
Title:
METHOD OF FABRICATING MICRO-ELECTROMECHANICAL SWITCHES ON CMOS COMPATIBLE SUBSTRATES
44
Patent #:
7026643
Issue Dt:
04/11/2006
Application #:
10014766
Filing Dt:
12/11/2001
Publication #:
US20020164835
Pub Dt:
11/07/2002
Title:
ORGANIC N-CHANNEL SEMICONDUCTOR DEVICE OF N,N' 3,4,9,10 PERYLENE TETRACARBOXYLIC DIIMIDE
45
Patent #:
6613602
Issue Dt:
09/02/2003
Application #:
10015239
Filing Dt:
12/13/2001
Publication #:
US20030113950
Pub Dt:
06/19/2003
Title:
MONOLITHICALLY INTEGRATED COLD POINT THERMOELECTRIC COOLER
46
Patent #:
6559030
Issue Dt:
05/06/2003
Application #:
10015987
Filing Dt:
12/13/2001
Title:
METHOD OF FORMING A RECESSED POLYSILICON FILLED TRENCH
47
Patent #:
6442055
Issue Dt:
08/27/2002
Application #:
10016025
Filing Dt:
12/12/2001
Title:
SYSTEM AND METHOD FOR CONSERVING POWER IN A CONTENT ADDRESSABLE MEMORY BY PROVIDING AN INDEPENDENT SEARCH LINE VOLTAGE
48
Patent #:
6975199
Issue Dt:
12/13/2005
Application #:
10016090
Filing Dt:
12/13/2001
Publication #:
US20030112114
Pub Dt:
06/19/2003
Title:
EMBEDDED INDUCTOR AND METHOD OF MAKING
49
Patent #:
6624642
Issue Dt:
09/23/2003
Application #:
10016252
Filing Dt:
12/10/2001
Title:
METAL BRIDGING MONITOR FOR ETCH AND CMP ENDPOINT DETECTION
50
Patent #:
6515368
Issue Dt:
02/04/2003
Application #:
10016410
Filing Dt:
12/07/2001
Title:
SEMICONDUCTOR DEVICE WITH COPPER-FILLED VIA INCLUDES A COPPER-ZINC ALLO FILM FOR REDUCED ELECTROMIGRATION OF COPPER
51
Patent #:
6818358
Issue Dt:
11/16/2004
Application #:
10016439
Filing Dt:
12/11/2001
Title:
METHOD OF EXTENDING THE AREAS OF CLEAR FIELD PHASE SHIFT GENERATION
52
Patent #:
6777737
Issue Dt:
08/17/2004
Application #:
10016605
Filing Dt:
10/30/2001
Publication #:
US20030082876
Pub Dt:
05/01/2003
Title:
VERTICAL DRAM PUNCHTHROUGH STOP SELF-ALIGNED TO STORAGE TRENCH
53
Patent #:
6630741
Issue Dt:
10/07/2003
Application #:
10016645
Filing Dt:
12/07/2001
Title:
METHOD OF REDUCING ELECTROMIGRATION BY ORDERING ZINC-DOPING IN AN ELECTROPLATED COPPER-ZINC INTERCONNECT AND A SEMICONDUCTOR DEVICE THEREBY FORMED
54
Patent #:
6675369
Issue Dt:
01/06/2004
Application #:
10016702
Filing Dt:
12/11/2001
Title:
METHOD OF ENHANCING CLEAR FIELD PHASE SHIFT MASKS BY ADDING PARALLEL LINE TO PHASE 0 REGION
55
Patent #:
6806730
Issue Dt:
10/19/2004
Application #:
10016772
Filing Dt:
12/10/2001
Publication #:
US20030107399
Pub Dt:
06/12/2003
Title:
METHOD AND SYSTEM FOR USE OF AN EMBEDDED FIELD PROGRAMMABLE GATE ARRAY INTERCONNECT FOR FLEXIBLE I/O CONNECTIVITY
56
Patent #:
6756243
Issue Dt:
06/29/2004
Application #:
10020551
Filing Dt:
10/30/2001
Publication #:
US20030082837
Pub Dt:
05/01/2003
Title:
METHOD AND APPARATUS FOR CASCADE CONTROL USING INTEGRATED METROLOGY
57
Patent #:
6569707
Issue Dt:
05/27/2003
Application #:
10020698
Filing Dt:
10/29/2001
Publication #:
US20020045289
Pub Dt:
04/18/2002
Title:
METHOD FOR IMPROVING PERFORMANCE OF ORGANIC SEMICONDUCTORS IN BOTTOM ELECTRODE STRUCTURE
58
Patent #:
6506642
Issue Dt:
01/14/2003
Application #:
10020931
Filing Dt:
12/19/2001
Title:
REMOVABLE SPACER TECHNIQUE
59
Patent #:
6808591
Issue Dt:
10/26/2004
Application #:
10021531
Filing Dt:
12/12/2001
Title:
MODEL BASED METAL OVERETCH CONTROL
60
Patent #:
6699641
Issue Dt:
03/02/2004
Application #:
10021828
Filing Dt:
12/12/2001
Title:
PHOTOSENSITIVE BOTTOM ANTI-REFLECTIVE COATING
61
Patent #:
6679625
Issue Dt:
01/20/2004
Application #:
10022162
Filing Dt:
12/17/2001
Publication #:
US20030112844
Pub Dt:
06/19/2003
Title:
SCANNING HEAT FLOW PROBE
62
Patent #:
6645780
Issue Dt:
11/11/2003
Application #:
10022321
Filing Dt:
12/13/2001
Title:
METHOD AND APPARATUS FOR COMBINING INTEGRATED AND OFFLINE METROLOGY FOR PROCESS CONTROL
63
Patent #:
6727534
Issue Dt:
04/27/2004
Application #:
10022847
Filing Dt:
12/20/2001
Title:
ELECTRICALLY PROGRAMMED MOS TRANSISTOR SOURCE/DRAIN SERIES RESISTANCE
64
Patent #:
6788988
Issue Dt:
09/07/2004
Application #:
10023098
Filing Dt:
12/17/2001
Title:
METHOD AND APPARATUS USING INTEGRATED METROLOGY DATA FOR PRE-PROCESS AND POST-PROCESS CONTROL
65
Patent #:
6650955
Issue Dt:
11/18/2003
Application #:
10024675
Filing Dt:
12/18/2001
Title:
METHOD AND APPARATUS FOR DETERMINING A SAMPLING PLAN BASED ON PROCESS AND EQUIPMENT FINGERPRINTING
66
Patent #:
6982844
Issue Dt:
01/03/2006
Application #:
10026029
Filing Dt:
12/18/2001
Publication #:
US20030112542
Pub Dt:
06/19/2003
Title:
OPTICAL APERTURE FOR DATA RECORDING HAVING TRANSMISSION ENHANCED BY SURFACE PLASMON RESONANCE
67
Patent #:
6599778
Issue Dt:
07/29/2003
Application #:
10026103
Filing Dt:
12/19/2001
Publication #:
US20030111733
Pub Dt:
06/19/2003
Title:
CHIP AND WAFER INTEGRATION PROCESS USING VERTICAL CONNECTIONS
68
Patent #:
6496356
Issue Dt:
12/17/2002
Application #:
10026873
Filing Dt:
12/21/2001
Publication #:
US20020080556
Pub Dt:
06/27/2002
Title:
MULTILAYER CAPACITANCE STRUCTURE AND CIRCUIT BOARD CONTAINING THE SAME AND METHOD OF FORMING THE SAME
69
Patent #:
6718444
Issue Dt:
04/06/2004
Application #:
10028840
Filing Dt:
12/20/2001
Title:
READ-MODIFY-WRITE FOR PARTIAL WRITES IN A MEMORY CONTROLLER
70
Patent #:
7469403
Issue Dt:
12/23/2008
Application #:
10032567
Filing Dt:
01/02/2002
Publication #:
US20020188651
Pub Dt:
12/12/2002
Title:
STATIC DETECTION OF A DATARACE CONDITION FOR MULTITHREADED OBJECT-ORIENTED APPLICATIONS
71
Patent #:
6667528
Issue Dt:
12/23/2003
Application #:
10033902
Filing Dt:
01/03/2002
Publication #:
US20030122210
Pub Dt:
07/03/2003
Title:
SEMICONDUCTOR-ON-INSULATOR LATERAL P-I-N PHOTODETECTOR WITH A REFLECTING MIRROR AND BACKSIDE CONTACT AND METHOD FOR FORMING THE SAME
72
Patent #:
6790755
Issue Dt:
09/14/2004
Application #:
10034163
Filing Dt:
12/27/2001
Publication #:
US20030194853
Pub Dt:
10/16/2003
Title:
PREPARATION OF STACK HIGH-K GATE DIELECTRICS WITH NITRIDED LAYER
73
Patent #:
6791554
Issue Dt:
09/14/2004
Application #:
10034560
Filing Dt:
12/27/2001
Title:
I/O NODE FOR A COMPUTER SYSTEM INCLUDING AN INTEGRATED GRAPHICS ENGINE
74
Patent #:
6774998
Issue Dt:
08/10/2004
Application #:
10034790
Filing Dt:
12/27/2001
Title:
METHOD AND APPARATUS FOR IDENTIFYING MISREGISTRATION IN A COMPLIMENTARY PHASE SHIFT MASK PROCESS
75
Patent #:
6857033
Issue Dt:
02/15/2005
Application #:
10034967
Filing Dt:
12/27/2001
Title:
I/O NODE FOR A COMPUTER SYSTEM INCLUDING AN INTEGRATED GRAPHICS ENGINE AND AN INTEGRATED I/O HUB
76
Patent #:
6515335
Issue Dt:
02/04/2003
Application #:
10037611
Filing Dt:
01/04/2002
Title:
METHOD FOR FABRICATION OF RELAXED SIGE BUFFER LAYERS ON SILICON-ON-INSULATORS AND STRUCTURES CONTAINING THE SAME
77
Patent #:
7116736
Issue Dt:
10/03/2006
Application #:
10038163
Filing Dt:
01/02/2002
Publication #:
US20030123587
Pub Dt:
07/03/2003
Title:
METHOD, SYSTEM, AND PROGRAM FOR SYNCHRONIZATION AND RESYNCHRONIZATION OF A DATA STREAM
78
Patent #:
6794620
Issue Dt:
09/21/2004
Application #:
10039525
Filing Dt:
11/07/2001
Title:
FEEDFORWARD TEMPERATURE CONTROL OF DEVICE UNDER TEST
79
Patent #:
6784668
Issue Dt:
08/31/2004
Application #:
10040002
Filing Dt:
11/07/2001
Title:
ELECTRICAL CONDUCTION ARRAY ON THE BOTTOM SIDE OF A TESTER THERMAL HEAD
80
Patent #:
6613594
Issue Dt:
09/02/2003
Application #:
10040325
Filing Dt:
11/07/2001
Title:
SURFACE PLASMON RESONANCE-BASED ENDPOINT DETECTION FOR CHEMICAL MECHANICAL PLANARIZATION (CMP)
81
Patent #:
6689540
Issue Dt:
02/10/2004
Application #:
10040446
Filing Dt:
01/09/2002
Publication #:
US20020090574
Pub Dt:
07/11/2002
Title:
POLYMERS AND USE THEREOF
82
Patent #:
6634543
Issue Dt:
10/21/2003
Application #:
10040839
Filing Dt:
01/07/2002
Publication #:
US20030127495
Pub Dt:
07/10/2003
Title:
METHOD OF FORMING METALLIC Z-INTERCONNECTS FOR LAMINATE CHIP PACKAGES AND BOARDS
83
Patent #:
6570209
Issue Dt:
05/27/2003
Application #:
10041120
Filing Dt:
01/08/2002
Publication #:
US20020072170
Pub Dt:
06/13/2002
Title:
MERGED SELF-ALIGNED SOURCE AND ONO CAPACITOR FOR SPLIT GATE NON-VOLATILE MEMORY
84
Patent #:
7994450
Issue Dt:
08/09/2011
Application #:
10041328
Filing Dt:
01/07/2002
Publication #:
US20030127441
Pub Dt:
07/10/2003
Title:
DEBRIS MINIMIZATION AND IMPROVED SPATIAL RESOLUTION IN PULSED LASER ABLATION OF MATERIALS
85
Patent #:
6703706
Issue Dt:
03/09/2004
Application #:
10041347
Filing Dt:
01/08/2002
Publication #:
US20030127728
Pub Dt:
07/10/2003
Title:
CONCURRENT ELECTRICAL SIGNAL WIRING OPTIMIZATION FOR AN ELECTRONIC PACKAGE
86
Patent #:
6579743
Issue Dt:
06/17/2003
Application #:
10041639
Filing Dt:
01/07/2002
Publication #:
US20020089055
Pub Dt:
07/11/2002
Title:
CHIP PACKAGING SYSTEM AND METHOD USING DEPOSITED DIAMOND FILM
87
Patent #:
8055492
Issue Dt:
11/08/2011
Application #:
10041671
Filing Dt:
01/10/2002
Publication #:
US20030130831
Pub Dt:
07/10/2003
Title:
NON-UNIQUE RESULTS IN DESIGN VERIFICATION BY TEST PROGRAMS
88
Patent #:
6779162
Issue Dt:
08/17/2004
Application #:
10042101
Filing Dt:
01/07/2002
Publication #:
US20030131328
Pub Dt:
07/10/2003
Title:
METHOD OF ANALYZING AND FILTERING TIMING RUNS USING COMMON TIMING CHARACTERISTICS
89
Patent #:
7058668
Issue Dt:
06/06/2006
Application #:
10042366
Filing Dt:
01/11/2002
Publication #:
US20030135486
Pub Dt:
07/17/2003
Title:
SYSTEM FOR ESTIMATING THE TEMPORAL VALIDITY OF LOCATION REPORTS THROUGH PATTERN ANALYSIS
90
Patent #:
6590278
Issue Dt:
07/08/2003
Application #:
10043060
Filing Dt:
01/08/2002
Publication #:
US20030127714
Pub Dt:
07/10/2003
Title:
ELECTRONIC PACKAGE
91
Patent #:
6630360
Issue Dt:
10/07/2003
Application #:
10044641
Filing Dt:
01/10/2002
Publication #:
US20030129774
Pub Dt:
07/10/2003
Title:
ADVANCED PROCESS CONTROL (APC) OF COPPER THICKNESS FOR CHEMICAL MECHANICAL PLANARIZATION (CMP) OPTIMIZATION
92
Patent #:
7698522
Issue Dt:
04/13/2010
Application #:
10044667
Filing Dt:
01/11/2002
Title:
METHOD AND APPARATUS FOR LINEAR ADDRESS BASED PAGE LEVEL SECURITY SCHEME TO DETERMINE CURRENT SECURITY CONTEXT
93
Patent #:
7305675
Issue Dt:
12/04/2007
Application #:
10044707
Filing Dt:
01/11/2002
Title:
PROCESSING TASKS WITH FAILURE RECOVERY
94
Patent #:
6528858
Issue Dt:
03/04/2003
Application #:
10044892
Filing Dt:
01/11/2002
Title:
MOSFETS WITH DIFFERING GATE DIELECTRICS AND METHOD OF FORMATION
95
Patent #:
6639219
Issue Dt:
10/28/2003
Application #:
10045445
Filing Dt:
11/09/2001
Publication #:
US20030089853
Pub Dt:
05/15/2003
Title:
ELECTRON SCATTER IN A THIN MEMBRANE TO ELIMINATE DETECTOR SATURATION
96
Patent #:
6737727
Issue Dt:
05/18/2004
Application #:
10045711
Filing Dt:
01/14/2002
Publication #:
US20020093075
Pub Dt:
07/18/2002
Title:
ELECTRONIC STRUCTURES WITH REDUCED CAPACITANCE
97
Patent #:
6756297
Issue Dt:
06/29/2004
Application #:
10045895
Filing Dt:
10/29/2001
Publication #:
US20020155694
Pub Dt:
10/24/2002
Title:
METHOD OF FABRICATING COPPER-BASED SEMICONDUCTOR DEVICES USING A SACRIFICIAL DIELECTRIC LAYER
98
Patent #:
7739498
Issue Dt:
06/15/2010
Application #:
10047188
Filing Dt:
01/15/2002
Publication #:
US20040054895
Pub Dt:
03/18/2004
Title:
METHOD AND APPARATUS FOR MULTI-TABLE ACCESSING OF INPUT/OUTPUT DEVICES USING TARGET SECURITY
99
Patent #:
6587345
Issue Dt:
07/01/2003
Application #:
10047497
Filing Dt:
11/09/2001
Publication #:
US20030090872
Pub Dt:
05/15/2003
Title:
ELECTRONIC DEVICE SUBSTRATE ASSEMBLY WITH IMPERMEABLE BARRIER AND METHOD OF MAKING
100
Patent #:
6737747
Issue Dt:
05/18/2004
Application #:
10047965
Filing Dt:
01/15/2002
Publication #:
US20030132510
Pub Dt:
07/17/2003
Title:
ADVANCED BEOL INTERCONNECT STRUCTURES WITH LOW-K PE CVD CAP LAYER AND METHOD THEREOF
Assignor
1
WILMINGTON TRUST, NATIONAL ASSOCIATION
Exec Dt:
11/17/2020
Assignee
1
GLOBALFOUNDRIES INC.
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 12:18 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT