USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	054636/0001			Pages:	911
		Recorded:	11/20/2020
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 14520
Page 19 of 146
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146

Patent #:	6812122	Issue Dt:	11/02/2004	Application #:	10095889	Filing Dt:	03/12/2002
Publication #:	US20020093074	Pub Dt:	07/18/2002
Title:	ANTIFUSES AND METHODS FOR FORMING THE SAME

Patent #:	7451065	Issue Dt:	11/11/2008	Application #:	10096474	Filing Dt:	03/11/2002
Publication #:	US20030176931	Pub Dt:	09/18/2003
Title:	METHOD FOR CONSTRUCTING SEGMENTATION-BASED PREDICTIVE MODELS

Patent #:	6555396	Issue Dt:	04/29/2003	Application #:	10097159	Filing Dt:	03/13/2002
Title:	METHOD AND APPARATUS FOR ENHANCING ENDPOINT DETECTION OF A VIA ETCH

Patent #:	6529789	Issue Dt:	03/04/2003	Application #:	10097467	Filing Dt:	03/14/2002
Title:	METHOD AND APPARATUS FOR AUTOMATIC ROUTING FOR REENTRANT PROCESSES

Patent #:	6682988	Issue Dt:	01/27/2004	Application #:	10097637	Filing Dt:	03/14/2002
Title:	GROWTH OF PHOTORESIST LAYER IN PHOTOLITHOGRAPHIC PROCESS

Patent #:	6630404	Issue Dt:	10/07/2003	Application #:	10097819	Filing Dt:	03/14/2002
Title:	REDUCING FEATURE DIMENSION USING SELF-ASSEMBLED MONOLAYER

Patent #:	6770500	Issue Dt:	08/03/2004	Application #:	10099004	Filing Dt:	03/15/2002
Publication #:	US20030186518	Pub Dt:	10/02/2003
Title:	PROCESS OF PASSIVATING A METAL-GATED COMPLEMENTARY METAL OXIDE SEMICONDUCTOR

Patent #:	8769517	Issue Dt:	07/01/2014	Application #:	10099508	Filing Dt:	03/15/2002
Publication #:	US20030177420	Pub Dt:	09/18/2003
Title:	Generating a common symbol table for symbols of independent applications

Patent #:	6769108	Issue Dt:	07/27/2004	Application #:	10099776	Filing Dt:	03/14/2002
Publication #:	US20030177466	Pub Dt:	09/18/2003
Title:	TRIANGULAR ASSIGNMENT OF PINS USED FOR DIAGONAL INTERCONNECTIONS BETWEEN DIAGONAL CHIPS IN A MULTI-CHIP MODULE

Patent #:	6957419	Issue Dt:	10/18/2005	Application #:	10099849	Filing Dt:	03/15/2002
Publication #:	US20030177421	Pub Dt:	09/18/2003
Title:	FACILITATING THE USE OF ALIASES DURING THE DEBUGGING OF APPLICATIONS

Patent #:	6656836	Issue Dt:	12/02/2003	Application #:	10100395	Filing Dt:	03/18/2002
Title:	METHOD OF PERFORMING A TWO STAGE ANNEAL IN THE FORMATION OF AN ALLOY INTERCONNECT

Patent #:	6720602	Issue Dt:	04/13/2004	Application #:	10101992	Filing Dt:	03/21/2002
Publication #:	US20020102778	Pub Dt:	08/01/2002
Title:	DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELL WITH A FOLDED BITLINE VERTICAL TRANSISTOR AND METHOD OF PRODUCING THE SAME

Patent #:	6891227	Issue Dt:	05/10/2005	Application #:	10102365	Filing Dt:	03/20/2002
Publication #:	US20030178617	Pub Dt:	09/25/2003
Title:	SELF-ALIGNED NANOTUBE FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATING SAME

Patent #:	6639302	Issue Dt:	10/28/2003	Application #:	10103602	Filing Dt:	03/20/2002
Publication #:	US20030178649	Pub Dt:	09/25/2003
Title:	STRESS REDUCTION IN FLIP-CHIP PBGA PACKAGING BY UTILIZING SEGMENTED CHIP CARRIERS

Patent #:	6780686	Issue Dt:	08/24/2004	Application #:	10104319	Filing Dt:	03/21/2002
Publication #:	US20030178678	Pub Dt:	09/25/2003
Title:	DOPING METHODS FOR FULLY-DEPLETED SOI STRUCTURES, AND DEVICE COMPRISING THE RESULTING DOPED REGIONS

Patent #:	6791697	Issue Dt:	09/14/2004	Application #:	10104675	Filing Dt:	03/21/2002
Title:	SCATTEROMETRY STRUCTURE WITH EMBEDDED RING OSCILLATOR, AND METHODS OF USING SAME

Patent #:	6919236	Issue Dt:	07/19/2005	Application #:	10104939	Filing Dt:	03/21/2002
Publication #:	US20030178622	Pub Dt:	09/25/2003
Title:	BIASED, TRIPLE-WELL FULLY DEPLETED SOI STRUCTURE, AND VARIOUS METHODS OF MAKING AND OPERATING SAME

Patent #:	6603206	Issue Dt:	08/05/2003	Application #:	10105509	Filing Dt:	03/26/2002
Publication #:	US20020106889	Pub Dt:	08/08/2002
Title:	SLOT VIA FILLED DUAL DAMASCENE INTERCONNECT STRUCTURE WITHOUT MIDDLE ETCH STOP LAYER

Patent #:	6583016	Issue Dt:	06/24/2003	Application #:	10105522	Filing Dt:	03/26/2002
Title:	DOPED SPACER LINER FOR IMPROVED TRANSISTOR PERFORMANCE

Patent #:	7292593	Issue Dt:	11/06/2007	Application #:	10107151	Filing Dt:	03/28/2002
Title:	ARRANGEMENT IN A CHANNEL ADAPTER FOR SEGREGATING TRANSMIT PACKET DATA IN TRANSMIT BUFFERS BASED ON RESPECTIVE VIRTUAL LANES

Patent #:	6589408	Issue Dt:	07/08/2003	Application #:	10107778	Filing Dt:	03/27/2002
Title:	NON-PLANAR COPPER ALLOY TARGET FOR PLASMA VAPOR DEPOSITION SYSTEMS

Patent #:	7493498	Issue Dt:	02/17/2009	Application #:	10107784	Filing Dt:	03/27/2002
Title:	INPUT/OUTPUT PERMISSION BITMAPS FOR COMPARTMENTALIZED SECURITY

Patent #:	7280484	Issue Dt:	10/09/2007	Application #:	10108157	Filing Dt:	03/26/2002
Title:	NETWORK STATE DIAGNOSTICS FOR A HOME PHONELINE NETWORKING ALLIANCE MEDIA ACCESS CONTROLLER (HPNA MAC)

Patent #:	8135962	Issue Dt:	03/13/2012	Application #:	10108253	Filing Dt:	03/27/2002
Publication #:	US20030188178	Pub Dt:	10/02/2003
Title:	SYSTEM AND METHOD PROVIDING REGION-GRANULAR, HARDWARE-CONTROLLED MEMORY ENCRYPTION

Patent #:	6577476	Issue Dt:	06/10/2003	Application #:	10108688	Filing Dt:	03/28/2002
Title:	FLUX GUIDE STRUCTURE FOR A SPIN VALVE TRANSISTOR WHICH INCLUDES A SLIDER BODY SEMICONDUCTOR LAYERS

Patent #:	6737332	Issue Dt:	05/18/2004	Application #:	10109096	Filing Dt:	03/28/2002
Title:	SEMICONDUCTOR DEVICE FORMED OVER A MULTIPLE THICKNESS BURIED OXIDE LAYER, AND METHODS OF MAKING SAME

Patent #:	6664187	Issue Dt:	12/16/2003	Application #:	10114462	Filing Dt:	04/03/2002
Title:	LASER THERMAL ANNEALING FOR CU SEEDLAYER ENHANCEMENT

Patent #:	6610550	Issue Dt:	08/26/2003	Application #:	10114782	Filing Dt:	04/03/2002
Title:	METHOD AND APPARATUS FOR CORRELATING ERROR MODEL WITH DEFECT DATA

Patent #:	6745086	Issue Dt:	06/01/2004	Application #:	10114785	Filing Dt:	04/03/2002
Title:	METHOD AND APPARATUS FOR DETERMINING CONTROL ACTIONS INCORPORATING DEFECTIVITY EFFECTS

Patent #:	6703269	Issue Dt:	03/09/2004	Application #:	10114829	Filing Dt:	04/02/2002
Publication #:	US20030186492	Pub Dt:	10/02/2003
Title:	METHOD TO FORM GATE CONDUCTOR STRUCTURES OF DUAL DOPED POLYSILICON

Patent #:	6593625	Issue Dt:	07/15/2003	Application #:	10115160	Filing Dt:	04/03/2002
Publication #:	US20020185686	Pub Dt:	12/12/2002
Title:	RELAXED SIGE LAYERS ON SI OR SILICON-ON-INSULATOR SUBSTRATES BY ION IMPLANTATION AND THERMAL ANNEALING

Patent #:	6723635	Issue Dt:	04/20/2004	Application #:	10115245	Filing Dt:	04/04/2002
Title:	PROTECTION OF LOW-K ILD DURING DAMASCENE PROCESSING WITH THIN LINER

Patent #:	6687561	Issue Dt:	02/03/2004	Application #:	10115432	Filing Dt:	04/03/2002
Title:	METHOD AND APPARATUS FOR DETERMINING A SAMPLING PLAN BASED ON DEFECTIVITY

Patent #:	6822838	Issue Dt:	11/23/2004	Application #:	10116017	Filing Dt:	04/02/2002
Publication #:	US20030184919	Pub Dt:	10/02/2003
Title:	DUAL MAGNETIC TUNNEL JUNCTION SENSOR WITH A LONGITUDINAL BIAS STACK

Patent #:	6864520	Issue Dt:	03/08/2005	Application #:	10116568	Filing Dt:	04/04/2002
Publication #:	US20030190791	Pub Dt:	10/09/2003
Title:	GERMANIUM FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATING THE SAME

Patent #:	6745377	Issue Dt:	06/01/2004	Application #:	10116584	Filing Dt:	04/04/2002
Publication #:	US20030192017	Pub Dt:	10/09/2003
Title:	APPARATUS AND METHOD FOR REPRESENTING GATED-CLOCK LATCHES FOR PHASE ABSTRACTION

Patent #:	6765227	Issue Dt:	07/20/2004	Application #:	10116791	Filing Dt:	04/04/2002
Title:	SEMICONDUCTOR-ON-INSULATOR (SOI) WAFER HAVING A SI/SIGE/SI ACTIVE LAYER AND METHOD OF FABRICATION USING WAFER BONDING

Patent #:	6701444	Issue Dt:	03/02/2004	Application #:	10116813	Filing Dt:	04/05/2002
Publication #:	US20020113633	Pub Dt:	08/22/2002
Title:	METHOD AND APPARATUS FOR PROCESS INDEPENDENT CLOCK SIGNAL DISTRIBUTION

Patent #:	6646285	Issue Dt:	11/11/2003	Application #:	10117789	Filing Dt:	04/05/2002
Publication #:	US20030203168	Pub Dt:	10/30/2003
Title:	MOLECULAR ELECTRONIC DEVICE USING METAL-METAL BONDED COMPLEXES

Patent #:	6815329	Issue Dt:	11/09/2004	Application #:	10117797	Filing Dt:	04/02/2002
Publication #:	US20020158337	Pub Dt:	10/31/2002
Title:	MULTILAYER INTERCONNECT STRUCTURE CONTAINING AIR GAPS AND METHOD FOR MAKING

Patent #:	6677646	Issue Dt:	01/13/2004	Application #:	10117959	Filing Dt:	04/05/2002
Publication #:	US20030189228	Pub Dt:	10/09/2003
Title:	METHOD AND STRUCTURE OF A DISPOSABLE REVERSED SPACER PROCESS FOR HIGH PERFORMANCE RECESSED CHANNEL CMOS

Patent #:	6703277	Issue Dt:	03/09/2004	Application #:	10118437	Filing Dt:	04/08/2002
Title:	REDUCING AGENT FOR HIGH-K GATE DIELECTRIC PARASITIC INTERFACIAL LAYER

Patent #:	7191371	Issue Dt:	03/13/2007	Application #:	10118751	Filing Dt:	04/09/2002
Publication #:	US20030189903	Pub Dt:	10/09/2003
Title:	SYSTEM AND METHOD FOR SEQUENTIAL TESTING OF HIGH SPEED SERIAL LINK CORE

Patent #:	6596384	Issue Dt:	07/22/2003	Application #:	10119458	Filing Dt:	04/09/2002
Title:	SELECTIVELY ROUGHENING CONDUCTORS FOR HIGH FREQUENCY PRINTED WIRING BOARDS

Patent #:	6580132	Issue Dt:	06/17/2003	Application #:	10119799	Filing Dt:	04/10/2002
Title:	DAMASCENE DOUBLE-GATE FET

Patent #:	6671867	Issue Dt:	12/30/2003	Application #:	10121877	Filing Dt:	04/11/2002
Publication #:	US20030196183	Pub Dt:	10/16/2003
Title:	ANALYTICAL CONSTRAINT GENERATION FOR CUT-BASED GLOBAL PLACEMENT

Patent #:	6815802	Issue Dt:	11/09/2004	Application #:	10122857	Filing Dt:	04/15/2002
Publication #:	US20020121676	Pub Dt:	09/05/2002
Title:	INCORPORATION OF CARBON IN SILICON/SILICON GERMANIUM EPITAXIAL LAYER TO ENHANCE YIELD FOR SI-GE BIPOLAR TECHNOLOGY

Patent #:	6682860	Issue Dt:	01/27/2004	Application #:	10122876	Filing Dt:	04/12/2002
Publication #:	US20030194568	Pub Dt:	10/16/2003
Title:	ATTENUATED EMBEDDED PHASE SHIFT PHOTOMASK BLANKS

Patent #:	6728123	Issue Dt:	04/27/2004	Application #:	10123493	Filing Dt:	04/15/2002
Publication #:	US20030193822	Pub Dt:	10/16/2003
Title:	REDUNDANT ARRAY ARCHITECTURE FOR WORD REPLACEMENT IN CAM

Patent #:	6518167	Issue Dt:	02/11/2003	Application #:	10123588	Filing Dt:	04/16/2002
Title:	METHOD OF FORMING A METAL OR METAL NITRIDE INTERFACE LAYER BETWEEN SILICON NITRIDE AND COPPER

Patent #:	6730454	Issue Dt:	05/04/2004	Application #:	10124087	Filing Dt:	04/16/2002
Publication #:	US20030198877	Pub Dt:	10/23/2003
Title:	ANTIREFLECTIVE SIO-CONTAINING COMPOSITIONS FOR HARDMASK LAYER

Patent #:	6724096	Issue Dt:	04/20/2004	Application #:	10124216	Filing Dt:	04/16/2002
Publication #:	US20020185753	Pub Dt:	12/12/2002
Title:	DIE CORNER ALIGNMENT STRUCTURE

Patent #:	6710258	Issue Dt:	03/23/2004	Application #:	10125624	Filing Dt:	04/18/2002
Publication #:	US20020180004	Pub Dt:	12/05/2002
Title:	CIRCUITIZED SUBSTRATE FOR HIGH-FREQUENCY APPLICATIONS

Patent #:	6783717	Issue Dt:	08/31/2004	Application #:	10127373	Filing Dt:	04/22/2002
Publication #:	US20030197312	Pub Dt:	10/23/2003
Title:	PROCESS OF FABRICATING A PRECISION MICROCONTACT PRINTING STAMP

Patent #:	6656308	Issue Dt:	12/02/2003	Application #:	10127374	Filing Dt:	04/22/2002
Publication #:	US20030196748	Pub Dt:	10/23/2003
Title:	PROCESS OF FABRICATING A PRECISION MICROCONTACT PRINTING STAMP

Patent #:	6518185	Issue Dt:	02/11/2003	Application #:	10127521	Filing Dt:	04/22/2002
Title:	INTEGRATION SCHEME FOR NON-FEATURE-SIZE-DEPENDENT CU-ALLOY INTRODUCTION

Patent #:	6608352	Issue Dt:	08/19/2003	Application #:	10131904	Filing Dt:	04/25/2002
Title:	DETERMINATION OF THERMAL RESISTANCE FOR FIELD EFFECT TRANSISTOR FORMED IN SOI TECHNOLOGY

Patent #:	6787912	Issue Dt:	09/07/2004	Application #:	10132173	Filing Dt:	04/26/2002
Publication #:	US20030201537	Pub Dt:	10/30/2003
Title:	BARRIER MATERIAL FOR COPPER STRUCTURES

Patent #:	6664185	Issue Dt:	12/16/2003	Application #:	10132235	Filing Dt:	04/25/2002
Title:	SELF-ALIGNED BARRIER FORMED WITH AN ALLOY HAVING AT LEAST TWO DOPANT ELEMENTS FOR MINIMIZED RESISTANCE OF INTERCONNECT

Patent #:	6730617	Issue Dt:	05/04/2004	Application #:	10132530	Filing Dt:	04/24/2002
Publication #:	US20030203649	Pub Dt:	10/30/2003
Title:	METHOD OF FABRICATING ONE OR MORE TIERS OF AN INTEGRATED CIRCUIT

Patent #:	6633040	Issue Dt:	10/14/2003	Application #:	10132896	Filing Dt:	04/25/2002
Title:	SOLENOID ELECTRON BEAM LENSES WITH HIGH DEMAGNIFICATION AND LOW ABERRATIONS

Patent #:	6751518	Issue Dt:	06/15/2004	Application #:	10134244	Filing Dt:	04/29/2002
Title:	DYNAMIC PROCESS STATE ADJUSTMENT OF A PROCESSING TOOL TO REDUCE NON-UNIFORMITY

Patent #:	6528409	Issue Dt:	03/04/2003	Application #:	10134883	Filing Dt:	04/29/2002
Title:	INTERCONNECT STRUCTURE FORMED IN POROUS DIELECTRIC MATERIAL WITH MINIMIZED DEGRADATION AND ELECTROMIGRATION

Patent #:	6624476	Issue Dt:	09/23/2003	Application #:	10134973	Filing Dt:	04/29/2002
Title:	SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATE HAVING SELECTIVE DOPANT IMPLANT IN INSULATOR LAYER AND METHOD OF FABRICATING

Patent #:	6743666	Issue Dt:	06/01/2004	Application #:	10134981	Filing Dt:	04/29/2002
Title:	SELECTIVE THICKENING OF THE SOURCE-DRAIN AND GATE AREAS OF FIELD EFFECT TRANSISTORS

Patent #:	6674128	Issue Dt:	01/06/2004	Application #:	10135008	Filing Dt:	04/29/2002
Title:	SEMICONDUCTOR-ON-INSULATOR DEVICE WITH THERMOELECTRIC COOLER ON SURFACE

Patent #:	6639800	Issue Dt:	10/28/2003	Application #:	10135502	Filing Dt:	04/30/2002
Title:	HEAT SINK SUBASSEMBLY

Patent #:	6653048	Issue Dt:	11/25/2003	Application #:	10138498	Filing Dt:	05/06/2002
Publication #:	US20020127490	Pub Dt:	09/12/2002
Title:	HIGH SILICON CONTENT MONOMERS AND POLYMERS SUITABLE FOR 193 NM BILAYER RESISTS

Patent #:	6701206	Issue Dt:	03/02/2004	Application #:	10138712	Filing Dt:	05/03/2002
Title:	METHOD AND SYSTEM FOR CONTROLLING A PROCESS TOOL

Patent #:	6627944	Issue Dt:	09/30/2003	Application #:	10139331	Filing Dt:	05/07/2002
Publication #:	US20020163030	Pub Dt:	11/07/2002
Title:	FLOATING GATE MEMORY DEVICE USING COMPOSITE MOLECULAR MATERIAL

Patent #:	6809955	Issue Dt:	10/26/2004	Application #:	10139746	Filing Dt:	05/07/2002
Publication #:	US20020163829	Pub Dt:	11/07/2002
Title:	ADDRESABLE AND ELECTRICALLY REVERSIBLE MEMORY SWITCH

Patent #:	6826740	Issue Dt:	11/30/2004	Application #:	10140517	Filing Dt:	05/07/2002
Publication #:	US20030212976	Pub Dt:	11/13/2003
Title:	AUTOMATED BUFFER INSERTION INCORPORATING CONGESTION RELIEF FOR USE IN CONNECTION WITH PHYSICAL DESIGN OF INTEGRATED CIRCUIT

Patent #:	6657886	Issue Dt:	12/02/2003	Application #:	10140549	Filing Dt:	05/07/2002
Publication #:	US20030210565	Pub Dt:	11/13/2003
Title:	SPLIT LOCAL AND CONTINUOUS BITLINE FOR FAST DOMINO READ SRAM

Patent #:	6797641	Issue Dt:	09/28/2004	Application #:	10141279	Filing Dt:	05/08/2002
Publication #:	US20020125503	Pub Dt:	09/12/2002
Title:	GATE OXIDE STABILIZATION BY MEANS OF GERMANIUM COMPONENTS IN GATE CONDUCTOR

Patent #:	7426559	Issue Dt:	09/16/2008	Application #:	10143317	Filing Dt:	05/09/2002
Publication #:	US20030212789	Pub Dt:	11/13/2003
Title:	METHOD FOR SEQUENTIAL COORDINATION OF EXTERNAL DATABASE APPLICATION EVENTS WITH ASYNCHRONOUS INTERNAL DATABASE EVENTS

Patent #:	6706566	Issue Dt:	03/16/2004	Application #:	10144402	Filing Dt:	05/13/2002
Publication #:	US20020173083	Pub Dt:	11/21/2002
Title:	METHODOLOGY FOR ELECTRICALLY INDUCED SELECTIVE BREAKDOWN OF NANOTUBES

Patent #:	6767584	Issue Dt:	07/27/2004	Application #:	10144510	Filing Dt:	05/13/2002
Publication #:	US20030211365	Pub Dt:	11/13/2003
Title:	DISK SUBSTRATE WITH MONOSIZED MICROBUMPS

Patent #:	6737725	Issue Dt:	05/18/2004	Application #:	10144574	Filing Dt:	05/13/2002
Publication #:	US20020127844	Pub Dt:	09/12/2002
Title:	MULTILEVEL INTERCONNECT STRUCTURE CONTAINING AIR GAPS AND METHOD FOR MAKING

Patent #:	7216284	Issue Dt:	05/08/2007	Application #:	10145018	Filing Dt:	05/15/2002
Publication #:	US20030217321	Pub Dt:	11/20/2003
Title:	CONTENT ADDRESSABLE MEMORY HAVING REDUCED POWER CONSUMPTION

Patent #:	6541321	Issue Dt:	04/01/2003	Application #:	10145519	Filing Dt:	05/14/2002
Title:	METHOD OF MAKING TRANSISTORS WITH GATE INSULATION LAYERS OF DIFFERING THICKNESS

Patent #:	6548361	Issue Dt:	04/15/2003	Application #:	10145915	Filing Dt:	05/15/2002
Title:	SOI MOSFET AND METHOD OF FABRICATION

Patent #:	6815340	Issue Dt:	11/09/2004	Application #:	10145928	Filing Dt:	05/15/2002
Title:	METHOD OF FORMING AN ELECTROLESS NUCLEATION LAYER ON A VIA BOTTOM

Patent #:	6642066	Issue Dt:	11/04/2003	Application #:	10145942	Filing Dt:	05/15/2002
Title:	INTEGRATED PROCESS FOR DEPOSITING LAYER OF HIGH-K DIELECTRIC WITH IN-SITU CONTROL OF K VALUE AND THICKNESS OF HIGH-K DIELECTRIC LAYER

Patent #:	6706614	Issue Dt:	03/16/2004	Application #:	10145953	Filing Dt:	05/15/2002
Title:	SILICON-ON-INSULATOR (SOI) TRANSISTOR HAVING PARTIAL HETERO SOURCE/DRAIN JUNCTIONS FABRICATED WITH HIGH ENERGY GERMANIUM IMPLANTATION

Patent #:	6784101	Issue Dt:	08/31/2004	Application #:	10146029	Filing Dt:	05/16/2002
Title:	FORMATION OF HIGH-K GATE DIELECTRIC LAYERS FOR MOS DEVICES FABRICATED ON STRAINED LATTICE SEMICONDUCTOR SUBSTRATES WITH MINIMIZED STRESS RELAXATION

Patent #:	6618281	Issue Dt:	09/09/2003	Application #:	10146154	Filing Dt:	05/15/2002
Title:	CONTENT ADDRESSABLE MEMORY (CAM) WITH ERROR CHECKING AND CORRECTION (ECC) CAPABILITY

Patent #:	7353159	Issue Dt:	04/01/2008	Application #:	10146331	Filing Dt:	05/15/2002
Publication #:	US20020173943	Pub Dt:	11/21/2002
Title:	METHOD FOR PARALLEL SIMULATION ON A SINGLE MICROPROCESSOR USING META-MODELS

Patent #:	6727539	Issue Dt:	04/27/2004	Application #:	10147150	Filing Dt:	05/16/2002
Publication #:	US20030003651	Pub Dt:	01/02/2003
Title:	EMBEDDED VERTICAL DRAM ARRAYS WITH SILICIDED BITLINE AND POLYSILICON INTERCONNECT

Patent #:	6682992	Issue Dt:	01/27/2004	Application #:	10147270	Filing Dt:	05/15/2002
Publication #:	US20030216013	Pub Dt:	11/20/2003
Title:	METHOD OF CONTROLLING GRAIN SIZE IN A POLYSILICON LAYER AND IN SEMICONDUCTOR DEVICES HAVING POLYSILICONE STRUCTURES

Patent #:	6800494	Issue Dt:	10/05/2004	Application #:	10150320	Filing Dt:	05/17/2002
Title:	METHOD AND APPARATUS FOR CONTROLLING COPPER BARRIER/SEED DEPOSITION PROCESSES

Patent #:	7568228	Issue Dt:	07/28/2009	Application #:	10150783	Filing Dt:	05/17/2002
Publication #:	US20020194469	Pub Dt:	12/19/2002
Title:	INTRUSION DETECTION IN DATA PROCESSING SYSTEMS

Patent #:	6621114	Issue Dt:	09/16/2003	Application #:	10151269	Filing Dt:	05/20/2002
Title:	MOS TRANSISTORS WITH HIGH-K DIELECTRIC GATE INSULATOR FOR REDUCING REMOTE SCATTERING

Patent #:	6689671	Issue Dt:	02/10/2004	Application #:	10151946	Filing Dt:	05/22/2002
Title:	LOW TEMPERATURE SOLID-PHASE EPITAXY FABRICATION PROCESS FOR MOS DEVICES BUILT ON STRAINED SEMICONDUCTOR SUBSTRATE

Patent #:	6787376	Issue Dt:	09/07/2004	Application #:	10154274	Filing Dt:	05/22/2002
Title:	CREATING A PROCESS RECIPE BASED ON A DESIRED RESULT

Patent #:	6879512	Issue Dt:	04/12/2005	Application #:	10154796	Filing Dt:	05/24/2002
Publication #:	US20030218903	Pub Dt:	11/27/2003
Title:	NONVOLATILE MEMORY DEVICE UTILIZING SPIN-VALVE-TYPE DESIGNS AND CURRENT PULSES

Patent #:	6621165	Issue Dt:	09/16/2003	Application #:	10154871	Filing Dt:	05/23/2002
Title:	SEMICONDUCTOR DEVICE FABRICATED BY REDUCING CARBON, SULPHUR, AND OXYGEN IMPURITIES IN A CALCIUM-DOPED COPPER SURFACE

Patent #:	6613643	Issue Dt:	09/02/2003	Application #:	10155044	Filing Dt:	05/24/2002
Title:	STRUCTURE , AND A METHOD OF REALIZING, FOR EFFICIENT HEAT REMOVAL ON SOI

Patent #:	6653737	Issue Dt:	11/25/2003	Application #:	10159181	Filing Dt:	05/31/2002
Publication #:	US20020142581	Pub Dt:	10/03/2002
Title:	INTERCONNECTION STRUCTURE AND METHOD FOR FABRICATING SAME

Patent #:	6826733	Issue Dt:	11/30/2004	Application #:	10159921	Filing Dt:	05/30/2002
Publication #:	US20030226122	Pub Dt:	12/04/2003
Title:	PARAMETER VARIATION TOLERANT METHOD FOR CIRCUIT DESIGN OPTIMIZATION

100

Patent #:	6662347	Issue Dt:	12/09/2003	Application #:	10160300	Filing Dt:	05/30/2002
Publication #:	US20030097645	Pub Dt:	05/22/2003
Title:	ON-CHIP DIAGNOSTIC SYSTEM, INTEGRATED CIRCUIT AND METHOD

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES INC.

PO BOX 309, UGLAND HOUSE

MAPLES CORPORATE SERVICES LIMITED

GRAND CAYMAN, CAYMAN ISLANDS KY1-1104

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 03:13 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6