|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10295595
|
Filing Dt:
|
11/15/2002
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
Title:
|
METHOD OF MAKING A PACKAGED RADIATION SENSITIVE RESIST FILM-COATED WORKPIECE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10295678
|
Filing Dt:
|
11/15/2002
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
THERMALLY-ASSISTED MAGNETIC WRITING USING AN OXIDE LAYER AND CURRENT-INDUCED HEATING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10298664
|
Filing Dt:
|
11/19/2002
|
Title:
|
LINEWIDTH MEASUREMENT STRUCTURE WITH EMBEDDED SCATTEROMETRY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10298923
|
Filing Dt:
|
11/19/2002
|
Title:
|
POLYSILICON LINEWIDTH MEASUREMENT STRUCTURE WITH EMBEDDED TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10300165
|
Filing Dt:
|
11/20/2002
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
METHOD AND PROCESS TO MAKE MULTIPLE-THRESHOLD METAL GATES CMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10300189
|
Filing Dt:
|
11/20/2002
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
RELAXED, LOW-DEFECT SGOI FOR STRAINED SI CMOS APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10300520
|
Filing Dt:
|
11/20/2002
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
MEMS ENCAPSULATED STRUCTURE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10300630
|
Filing Dt:
|
11/20/2002
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
THIN FILM TRANSISTORS USING SOLUTION PROCESSED PENTACENE PRECURSOR AS ORGANIC SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10300645
|
Filing Dt:
|
11/20/2002
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
HETERO DIELS-ALDER ADDUCTS OF PENTACENE AS SOLUBLE PRECURSORS OF PENTACENE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10301436
|
Filing Dt:
|
11/21/2002
|
Title:
|
GATE STRUCTURE WITH INDEPENDENTLY TAILORED VERTICAL DOPING PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10301617
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
TWO TRANSISTOR NOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10302412
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
WAFER INTEGRATED RIGID SUPPORT RING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10303341
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
10/16/2003
| | | | |
Title:
|
ATTENUATED EMBEDDED PHASE SHIFT PHOTOMASK BLANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10303702
|
Filing Dt:
|
11/26/2002
|
Title:
|
DOUBLE SPACER FINFET FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10304114
|
Filing Dt:
|
11/25/2002
|
Title:
|
METHODS OF CONTROLLING FORMATION OF METAL SILICIDE REGIONS, AND SYSTEM FOR PERFORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10304163
|
Filing Dt:
|
11/25/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
CMOS DEVICE STRUCTURE WITH IMPROVED PFET GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10304246
|
Filing Dt:
|
11/26/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
PERFORMANCE BUILT-IN SELF TEST SYSTEM FOR A DEVICE AND A METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10305516
|
Filing Dt:
|
11/27/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
HIGH SPEED DATA CHANNEL INCLUDING A CMOS VCSEL DRIVER AND A HIGH PERFORMANCE PHOTODETECTOR AND CMOS PHOTORECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10305643
|
Filing Dt:
|
11/26/2002
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
ELECTRICAL COUPLING OF A STIFFENER TO A CHIP CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10305853
|
Filing Dt:
|
11/27/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
BACKPLANE ASSEMBLY WITH BOARD TO BOARD OPTICAL INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10306142
|
Filing Dt:
|
11/27/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
DYNAMIC OPTIMIZATION OF LATENCY AND BANDWIDTH ON DRAM INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10306200
|
Filing Dt:
|
11/27/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
RING OSCILLATOR CIRCUIT FOR EDRAM/DRAM PERFORMANCE MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10306756
|
Filing Dt:
|
11/26/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
ENHANCED HIGH-FREQUENCY VIA INTERCONNECTION FOR IMPROVED RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10307951
|
Filing Dt:
|
12/02/2002
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
FERRULE-LESS OPTICAL FIBER APPARATUS FOR OPTICAL BACKPLANE CONNECTOR SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
10310532
|
Filing Dt:
|
12/05/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
NEGATIVE THERMAL EXPANSION SYSTEM (NTES) DEVICE FOR TCE COMPENSATION IN ELASTOMER COMPOSITES AND CONDUCTIVE ELASTOMER INTERCONNECTS IN MICROELECTRONIC PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10310759
|
Filing Dt:
|
12/06/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR OPTICAL FILM MEASUREMENTS IN A CONTROLLED ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10310777
|
Filing Dt:
|
12/06/2002
|
Title:
|
DAMASCENE GATE PROCESS WITH SACRIFICIAL OXIDE IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10310926
|
Filing Dt:
|
12/06/2002
|
Title:
|
METHOD FOR FORMING FINS IN A FINFET DEVICE USING SACRIFICIAL CARBON LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10314589
|
Filing Dt:
|
12/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
HIGH DENSITY CHIP CARRIER WITH INTEGRATED PASSIVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10314607
|
Filing Dt:
|
12/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
USE OF AN ENERGY SOURCE TO CONVERT PRECURSORS INTO PATTERNED SEMICONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10314632
|
Filing Dt:
|
12/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SYSTEM AND METHOD OF TRANSFER PRINTING AN ORGANIC SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10315393
|
Filing Dt:
|
12/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
EMULATION OF LONG DELAY CHAIN BY RING OSCILLATOR WITH FLOATING BODY-TIED BODY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
10316484
|
Filing Dt:
|
12/11/2002
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
FORMATION OF ALIGNED CAPPED METAL LINES AND INTERCONNECTIONS IN MULTILEVEL SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
10316815
|
Filing Dt:
|
12/11/2002
|
Title:
|
WEB BASED SEMICONDUCTOR ORDERING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10316826
|
Filing Dt:
|
12/12/2002
|
Title:
|
CMOS DEVICES WITH BALANCED DRIVE CURRENTS BASED ON SIGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10317329
|
Filing Dt:
|
12/12/2002
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
PROCESS FOR MANUFACTURING A PRINTED WIRING BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10318600
|
Filing Dt:
|
12/12/2002
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
ISOLATION STRUCTURES FOR IMPOSING STRESS PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10318601
|
Filing Dt:
|
12/12/2002
|
Title:
|
FIELD EFFECT TRANSISTOR WITH STRESSED CHANNEL AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10319032
|
Filing Dt:
|
12/12/2002
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
STRUCTURE AND METHOD FOR REDUCING THERMO-MECHANICAL STRESS IN STACKED VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10319724
|
Filing Dt:
|
12/13/2002
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
DAMASCENE INTEGRATION SCHEME FOR DEVELOPING METAL-INSULATOR-METAL CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10320111
|
Filing Dt:
|
12/16/2002
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
DIFFUSION BARRIER WITH LOW DIELECTRIC CONSTANT AND SEMICONDUCTOR DEVICE CONTAINING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10320845
|
Filing Dt:
|
12/16/2002
|
Title:
|
HIGH DENSITY THERMAL SOLUTION FOR DIRECT ATTACH MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10320851
|
Filing Dt:
|
12/16/2002
|
Title:
|
APPARATUS AND METHOD FOR SYNTHESIZING A FREQUENCY USING VERNIER DIVIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10321000
|
Filing Dt:
|
12/17/2002
|
Title:
|
METHOD AND APPARATUS FOR IDENTIFYING INDIVIDUAL DIE DURING FAILURE ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10321660
|
Filing Dt:
|
12/18/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
HIGH SPEED PHOTODIODE WITH A BARRIER LAYER FOR BLOCKING OR ELIMINATING SLOW PHOTONIC CARRIERS AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10321942
|
Filing Dt:
|
12/17/2002
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
APPARATUS AND TECHNIQUES FOR SCANNING ELECTRON BEAM BASED CHIP REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10323024
|
Filing Dt:
|
12/18/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHOD FOR FABRICATION OF RELAXED SIGE BUFFER LAYERS ON SILICON-ON-INSULATORS AND STRUCTURES CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10323132
|
Filing Dt:
|
12/19/2002
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
BEOL DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
10323272
|
Filing Dt:
|
12/18/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
Parallel fault detection
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
10323530
|
Filing Dt:
|
12/18/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
DYNAMIC ADAPTIVE SAMPLING RATE FOR MODEL PREDICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10323562
|
Filing Dt:
|
12/18/2002
|
Title:
|
METHOD AND APPARATUS FOR INTEGRATING DISPATCH AND PROCESS CONTROL ACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10323566
|
Filing Dt:
|
12/19/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
METHOD OF CREATING AND DISPLAYING RELATIONSHIP CHAINS BETWEEN USERS OF A COMPUTERIZED NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10323899
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
SYNTHESIS AND APPLICATION OF PHOTOSENSITIVE PENTACENE PRECURSOR IN ORGANIC THIN FILM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10323987
|
Filing Dt:
|
12/18/2002
|
Title:
|
SYSTEM AND METHOD FOR STATE-BASED PROFILING OF MULTIPROCESSOR SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10324259
|
Filing Dt:
|
12/18/2002
|
Title:
|
METHOD FOR FORMING DUAL DAMASCENE INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10324328
|
Filing Dt:
|
12/20/2002
|
Title:
|
PHOTON BEACON
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10324761
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
PASSIVE IMPEDANCE NETWORK FOR ROTATING A PHASE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10324782
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
EXTENDED HOST CONTROLLER TEST MODE SUPPORT FOR USE WITH FULL-SPEED USB DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10324806
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
ELECTRONIC CIRCUIT WITH IMPROVED CURRENT STABILISATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10326172
|
Filing Dt:
|
12/23/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
PIEZOELECTRIC ARRAY WITH STRAIN DEPENDENT CONDUCTING ELEMENTS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10327165
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
PHASE ERROR CORRECTOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10328112
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
MODEL CHECKING WITH LAYERED LOCALIZATION REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10328234
|
Filing Dt:
|
12/23/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
SELF-ALIGNED PLANAR DOUBLE-GATE PROCESS BY AMORPHIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10328285
|
Filing Dt:
|
12/23/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
SELF-ALIGNED ISOLATION DOUBLE-GATE FET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10328650
|
Filing Dt:
|
12/23/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
INTEGRATION SYSTEM VIA METAL OXIDE CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10328694
|
Filing Dt:
|
12/24/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
BIPOLAR TRANSISTOR HAVING A MAJORITY-CARRIER ACCUMULATION LAYER AS SUBCOLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10330742
|
Filing Dt:
|
12/27/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
CHIP COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10331038
|
Filing Dt:
|
12/27/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
ROBUST ULTRA-LOW K INTERCONNECT STRUCTURES USING BRIDGE-THEN-METALLIZATION FABRICATION SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10331682
|
Filing Dt:
|
12/30/2002
|
Title:
|
LAMINATED CONDUCTIVE LINES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10334220
|
Filing Dt:
|
12/30/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
FORMATION OF PATTERNED SILICON-ON-INSULATOR (SOI)/SILICON-ON-NOTHING (SON) COMPOSITE STRUCTURE BY POROUS SI ENGINEERING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10334312
|
Filing Dt:
|
12/31/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
HIERARCHICAL POWER SUPPLY NOISE MONITORING DEVICE AND SYSTEM FOR VERY LARGE SCALE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10334392
|
Filing Dt:
|
12/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
METHOD FOR REDUCING PATTERN DEFORMATION AND PHOTORESIST POISONING IN SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10335447
|
Filing Dt:
|
12/31/2002
|
Title:
|
METHOD OF FORMING A THICK STRAINED SILICON LAYER AND SEMICONDUCTOR STRUCTURES INCORPORATING A THICK STRAINED SILICON LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10335522
|
Filing Dt:
|
12/31/2002
|
Title:
|
STRAINED SILICON MOSFET HAVING IMPROVED SOURCE/DRAIN EXTENSION DOPANT DIFFUSION RESISTANCE AND METHOD FOR ITS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10335671
|
Filing Dt:
|
01/02/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
FERROMAGNETIC RESONANCE SWITCHING FOR MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10335726
|
Filing Dt:
|
01/02/2003
|
Title:
|
USE OF DIAMOND AS A HARD MASK MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10336137
|
Filing Dt:
|
01/03/2003
|
Title:
|
SOFTWARE BASED MEMORY DESIGN GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10336291
|
Filing Dt:
|
01/03/2003
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
HIGH Q INDUCTOR WITH FARADAY SHIELD AND DIELECTRIC WELL BURIED IN SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10336988
|
Filing Dt:
|
01/03/2003
|
Title:
|
BURIED STRAP WITH LIMITED OUTDIFFUSION AND VERTICAL TRANSISTOR DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10336992
|
Filing Dt:
|
01/06/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
METHOD OF FABRICATION OF MIMCAP AND RESISTOR AT SAME LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10338071
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
AMORPHOUS AND POLYCRYSTALLINE SILICON NANOLAMINATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10338624
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
DUAL DAMASCENE COPPER INTERCONNECT TO A DAMASCENE TUNGSTEN WIRING LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10338922
|
Filing Dt:
|
01/08/2003
|
Title:
|
ELECTRON BEAM LITHOGRAPHY APPARATUS WITH SELF ACTUATED VACUUM BYPASS VALVE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10338930
|
Filing Dt:
|
01/08/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10340460
|
Filing Dt:
|
01/10/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
METHOD FOR TAGGING UNCORRECTABLE ERRORS FOR SYMMETRIC MULTIPROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10341182
|
Filing Dt:
|
01/13/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
DIFFUSION RESISTOR/CAPACITOR (DRC) NON-ALIGNED MOSFET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10341187
|
Filing Dt:
|
01/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
TRENCH CAPACITOR VERTICAL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10341819
|
Filing Dt:
|
01/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
ULTIMATE SIMOX
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
10341863
|
Filing Dt:
|
01/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10342419
|
Filing Dt:
|
01/14/2003
|
Title:
|
DRAM HAVING OFFSET VERTICAL TRANSISTORS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10342420
|
Filing Dt:
|
01/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
TRIPLE LAYER HARD MASK FOR GATE PATTERNING TO FABRICATE SCALED CMOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10345039
|
Filing Dt:
|
01/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
LOW-POWER BAND-GAP REFERENCE AND TEMPERATURE SENSOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10345288
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
METHOD TO SELECTIVELY CAP INTERCONNECTS WITH INDIUM OR TIN BRONZES AND/OR OXIDES THEREOF AND THE INTERCONNECT SO CAPPED
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10345344
|
Filing Dt:
|
01/15/2003
|
Title:
|
LOW-K GATE SPACERS BY FLUORINE IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10345472
|
Filing Dt:
|
01/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
LOW-GIDL MOSFET STRUCTURE AND METHOD FOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10346437
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
METHOD FOR FORMING REFRACTORY METAL-SILICON-NITROGEN CAPACITORS AND STRUCTURES FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10348014
|
Filing Dt:
|
01/22/2003
|
Title:
|
RING OSCILLATOR WITH EMBEDDED SCATTEROMETRY GRATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10348910
|
Filing Dt:
|
01/23/2003
|
Title:
|
NARROW FIN FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10351919
|
Filing Dt:
|
01/27/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
MICRO-STRUCTURES AND METHODS FOR THEIR MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10353119
|
Filing Dt:
|
01/28/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
SAVING CONTENT ADDRESSABLE MEMORY POWER THROUGH CONDITIONAL COMPARISONS
|
|