skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/27/2004
Application #:
10360719
Filing Dt:
02/10/2003
Title:
ENGINEERED METAL GATE ELECTRODE
2
Patent #:
Issue Dt:
06/08/2004
Application #:
10361086
Filing Dt:
02/07/2003
Publication #:
Pub Dt:
01/01/2004
Title:
PHASE-LOCKED LOOP WITH AUTOMATIC FREQUENCY TUNING
3
Patent #:
Issue Dt:
06/06/2006
Application #:
10361088
Filing Dt:
02/07/2003
Publication #:
Pub Dt:
05/06/2004
Title:
EQUALIZING CIRCUIT WITH NOTCH COMPENSATION FOR A DIRECT COVERSION RECEIVER
4
Patent #:
Issue Dt:
08/08/2006
Application #:
10366780
Filing Dt:
02/13/2003
Publication #:
Pub Dt:
08/07/2003
Title:
NITROGEN-CONTAINING POLYMERS AS POROGENS IN THE PREPARATION OF HIGHLY POROUS, LOW DIELECTRIC CONSTANT MATERIALS
5
Patent #:
Issue Dt:
06/15/2004
Application #:
10367407
Filing Dt:
02/14/2003
Title:
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE USING AMORPHOUS CARBON HAVING IMPROVED ETCH RESISTANCE
6
Patent #:
Issue Dt:
08/03/2004
Application #:
10369778
Filing Dt:
02/19/2003
Publication #:
Pub Dt:
07/03/2003
Title:
METHOD FOR BONDING HEAT SINKS TO OVERMOLDS AND DEVICE FORMED THEREBY
7
Patent #:
Issue Dt:
06/20/2006
Application #:
10370325
Filing Dt:
02/19/2003
Title:
SIMULTANEOUS MULTIPROCESSOR MEMORY TESTING AND INITIALIZATION
8
Patent #:
Issue Dt:
11/02/2004
Application #:
10371270
Filing Dt:
02/21/2003
Publication #:
Pub Dt:
08/14/2003
Title:
DEFECT-FREE DIELECTRIC COATINGS AND PREPARATION THEREOF USING POLYMERIC NITROGENOUS POROGENS
9
Patent #:
Issue Dt:
09/21/2004
Application #:
10374395
Filing Dt:
02/26/2003
Publication #:
Pub Dt:
08/14/2003
Title:
SEMICONDUCTOR DEVICE INCORPORATING ELEMENTS FORMED OF REFRACTORY METAL-SILICON-NITROGEN AND METHOD FOR FABRICATION
10
Patent #:
Issue Dt:
03/16/2004
Application #:
10376399
Filing Dt:
02/28/2003
Title:
METHOD FOR FORMING AN ALLOYED METAL CONDUCTIVE ELEMENT OF AN INTEGRATED CIRCUIT
11
Patent #:
Issue Dt:
03/20/2007
Application #:
10377359
Filing Dt:
02/28/2003
Publication #:
Pub Dt:
09/02/2004
Title:
METHOD, APPARATUS AND PROGRAM STORAGE DEVICE FOR PROVIDING DATA PATH OPTIMIZATION
12
Patent #:
Issue Dt:
11/09/2004
Application #:
10377388
Filing Dt:
02/28/2003
Publication #:
Pub Dt:
09/02/2004
Title:
MULTIPLE GATE MOSFET STRUCTURE WITH STRAINED SI FIN BODY
13
Patent #:
Issue Dt:
04/27/2004
Application #:
10379239
Filing Dt:
03/03/2003
Publication #:
Pub Dt:
07/24/2003
Title:
SELF-ALIGNED TRIPLE GATE SILICON-ON-INSULATOR (SOI) DEVICE
14
Patent #:
Issue Dt:
10/09/2007
Application #:
10379757
Filing Dt:
03/05/2003
Title:
METHOD FOR FORMING INLAID STRUCTURES FOR IC INTERCONNECTIONS
15
Patent #:
Issue Dt:
09/04/2007
Application #:
10379977
Filing Dt:
03/05/2003
Title:
PROGRAMMABLE PATTERN GENERATION FOR DYNAMIC BUS SIGNAL INTEGRITY ANALYSIS
16
Patent #:
Issue Dt:
12/16/2003
Application #:
10382736
Filing Dt:
03/05/2003
Publication #:
Pub Dt:
09/04/2003
Title:
DAMASCENE CAPACITOR HAVING A RECESSED PLATE
17
Patent #:
Issue Dt:
06/01/2004
Application #:
10382894
Filing Dt:
03/06/2003
Publication #:
Pub Dt:
08/14/2003
Title:
HIGH DIELECTRIC CONSTANT MATERIALS FORMING COMPONENTS OF DRAM SUCH AS DEEP-TRENCH CAPACITORS AND GATE DIELECTRIC (INSULATORS) FOR SUPPORT CIRCUITS
18
Patent #:
Issue Dt:
08/31/2004
Application #:
10383119
Filing Dt:
03/05/2003
Title:
POLARIZATION MEASUREMENT DEVICE AND METHOD
19
Patent #:
Issue Dt:
08/10/2004
Application #:
10384350
Filing Dt:
03/07/2003
Title:
METHOD AND STRUCTURE FOR LOW-K DIELECTRIC CONSTANT APPLICATIONS
20
Patent #:
Issue Dt:
11/22/2005
Application #:
10384398
Filing Dt:
03/07/2003
Publication #:
Pub Dt:
09/09/2004
Title:
METHOD FOR FORMING A LOW-K DIELECTRIC STRUCTURE ON A SUBSTRATE
21
Patent #:
Issue Dt:
09/07/2004
Application #:
10385753
Filing Dt:
03/12/2003
Title:
METHOD FOR FORMING A FIN IN A FINFET DEVICE
22
Patent #:
Issue Dt:
02/21/2006
Application #:
10388538
Filing Dt:
03/17/2003
Publication #:
Pub Dt:
09/23/2004
Title:
TUNABLE THIN FILM OPTICAL DEVICES AND FABRICATION METHODS FOR TUNABLE THIN FILM OPTICAL DEVICES
23
Patent #:
Issue Dt:
09/09/2008
Application #:
10389456
Filing Dt:
03/14/2003
Publication #:
Pub Dt:
09/16/2004
Title:
METHOD OF FORMING ISOLATION REGIONS FOR INTEGRATED CIRCUITS
24
Patent #:
Issue Dt:
10/30/2007
Application #:
10390801
Filing Dt:
03/18/2003
Publication #:
Pub Dt:
12/15/2005
Title:
ULTRA LOW K (ULK) SICOH FILM AND METHOD
25
Patent #:
Issue Dt:
01/23/2007
Application #:
10392977
Filing Dt:
03/21/2003
Publication #:
Pub Dt:
09/23/2004
Title:
METHOD OF PREPARING A CONJUGATED MOLECULAR ASSEMBLY
26
Patent #:
Issue Dt:
11/07/2006
Application #:
10392983
Filing Dt:
03/21/2003
Publication #:
Pub Dt:
09/23/2004
Title:
ELECTRONIC DEVICE INCLUDING A SELF-ASSEMBLED MONOLAYER, AND A METHOD OF FABRICATING THE SAME
27
Patent #:
Issue Dt:
12/14/2004
Application #:
10396274
Filing Dt:
03/25/2003
Publication #:
Pub Dt:
10/02/2003
Title:
LOW-K INTERCONNECT STRUCTURE COMPRISED OF A MULTILAYER OF SPIN-ON POROUS DIELECTRICS
28
Patent #:
Issue Dt:
12/01/2009
Application #:
10400226
Filing Dt:
03/27/2003
Publication #:
Pub Dt:
04/01/2004
Title:
SEMICONDUCTOR DEVICE HAVING IMPROVED HALO STRUCTURES AND A METHOD OF FORMING THE HALO STRUCTURES OF A SEMICONDUCTOR DEVICE
29
Patent #:
Issue Dt:
08/23/2005
Application #:
10401410
Filing Dt:
03/27/2003
Publication #:
Pub Dt:
09/30/2004
Title:
COMPUTER CHIP HEAT RESPONSIVE METHOD AND APPARATUS
30
Patent #:
Issue Dt:
10/31/2006
Application #:
10401564
Filing Dt:
03/31/2003
Publication #:
Pub Dt:
09/30/2004
Title:
THERMAL MEMORY CELL AND MEMORY DEVICE INCLUDING THE THERMAL MEMORY CELL
31
Patent #:
Issue Dt:
01/04/2005
Application #:
10402585
Filing Dt:
03/28/2003
Publication #:
Pub Dt:
04/01/2004
Title:
CIRCUIT ELEMENT HAVING A METAL SILICIDE REGION THERMALLY STABILIZED BY A BARRIER DIFFUSION MATERIAL
32
Patent #:
Issue Dt:
04/27/2004
Application #:
10403239
Filing Dt:
03/28/2003
Publication #:
Pub Dt:
10/30/2003
Title:
CERAMIC STRUCTURE USING A SUPPORT SHEET
33
Patent #:
Issue Dt:
11/02/2004
Application #:
10403584
Filing Dt:
03/31/2003
Publication #:
Pub Dt:
01/29/2004
Title:
METHOD OF FILLING AN OPENING IN A MATERIAL LAYER WITH AN INSULATING MATERIAL
34
Patent #:
Issue Dt:
04/04/2006
Application #:
10405295
Filing Dt:
04/02/2003
Title:
DYNAMICALLY ADJUSTABLE PROBE TIPS
35
Patent #:
Issue Dt:
11/06/2007
Application #:
10406131
Filing Dt:
04/03/2003
Title:
BMC-HOSTED BOOT ROM INTERFACE
36
Patent #:
Issue Dt:
09/18/2007
Application #:
10408339
Filing Dt:
04/07/2003
Publication #:
Pub Dt:
10/07/2004
Title:
ADHESION LAYER FOR PT ON SIO2
37
Patent #:
Issue Dt:
05/18/2004
Application #:
10408570
Filing Dt:
04/07/2003
Publication #:
Pub Dt:
09/11/2003
Title:
NONOPARTICLES FORMED WITH RIGID CONNECTOR COMPOUNDS
38
Patent #:
Issue Dt:
08/30/2005
Application #:
10409778
Filing Dt:
04/08/2003
Publication #:
Pub Dt:
09/11/2003
Title:
INCREASED CAPACITANCE TRENCH CAPACITOR
39
Patent #:
Issue Dt:
07/13/2004
Application #:
10411727
Filing Dt:
04/11/2003
Publication #:
Pub Dt:
10/16/2003
Title:
DAMASCENE DOUBLE-GATE FET
40
Patent #:
Issue Dt:
01/20/2004
Application #:
10413087
Filing Dt:
04/14/2003
Publication #:
Pub Dt:
11/06/2003
Title:
DUAL LAYER ETCH STOP BARRIER
41
Patent #:
Issue Dt:
07/27/2004
Application #:
10413829
Filing Dt:
04/15/2003
Publication #:
Pub Dt:
09/25/2003
Title:
MEMORY DEVICE
42
Patent #:
Issue Dt:
10/05/2004
Application #:
10417002
Filing Dt:
04/16/2003
Title:
SYSTEM AND METHOD FOR PROVIDING CAPACITIVE SPARE FILL CELLS IN AN INTEGRATED CIRCUIT
43
Patent #:
Issue Dt:
10/31/2006
Application #:
10419091
Filing Dt:
04/18/2003
Title:
METHOD FOR SELECTIVELY DISABLING INTERRUPTS ON A SECURE EXECUTION MODE-CAPABLE PROCESSOR
44
Patent #:
Issue Dt:
02/24/2009
Application #:
10419120
Filing Dt:
04/18/2003
Title:
METHOD AND APPARATUS FOR CONTROLLING OPERATION OF A SECURE EXECUTION MODE-CAPABLE PROCESSOR IN SYSTEM MANAGEMENT MODE
45
Patent #:
Issue Dt:
01/16/2007
Application #:
10419122
Filing Dt:
04/18/2003
Title:
METHOD AND APPARATUS FOR CONTROLLING INTERRUPTS IN A SECURE EXECUTION MODE-CAPABLE PROCESSOR
46
Patent #:
Issue Dt:
11/02/2004
Application #:
10420635
Filing Dt:
04/22/2003
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD OF FORMING A LOW LEAKAGE DIELECTRIC LAYER PROVIDING AN INCREASED CAPACITIVE COUPLING
47
Patent #:
Issue Dt:
07/04/2006
Application #:
10420721
Filing Dt:
04/23/2003
Publication #:
Pub Dt:
10/28/2004
Title:
METHOD OF FORMING A METAL GATE STRUCTURE WITH TUNING OF WORK FUNCTION BY SILICON INCORPORATION
48
Patent #:
Issue Dt:
05/25/2004
Application #:
10421272
Filing Dt:
04/23/2003
Publication #:
Pub Dt:
10/09/2003
Title:
PRINTED WIRING BOARD
49
Patent #:
Issue Dt:
09/26/2006
Application #:
10421394
Filing Dt:
04/22/2003
Publication #:
Pub Dt:
10/28/2004
Title:
PATTERNED SUBSTRATE WITH HYDROPHILIC/HYDROPHOBIC CONTRAST, AND METHOD OF USE
50
Patent #:
Issue Dt:
02/24/2004
Application #:
10421963
Filing Dt:
04/23/2003
Publication #:
Pub Dt:
10/23/2003
Title:
METHOD AND APPARATUS FOR ADJUSTING CONTROL CIRCUIT PULL-UP MARGIN FOR CONTENT ADDRESSABLE MEMORY (CAM)
51
Patent #:
Issue Dt:
09/28/2004
Application #:
10421969
Filing Dt:
04/23/2003
Publication #:
Pub Dt:
11/13/2003
Title:
METHOD FOR FORMING A RETROGRADE IMPLANT
52
Patent #:
Issue Dt:
06/08/2004
Application #:
10422492
Filing Dt:
04/24/2003
Publication #:
Pub Dt:
03/04/2004
Title:
SEMICONDUCTOR DEVICE HAVING A POLYSILICON LINE STRUCTURE WITH INCREASED METAL SILICIDE PORTIONS AND METHOD FOR FORMING THE POLYSILICON LINE STRUCTURE OF A SEMICONDUCTOR DEVICE
53
Patent #:
Issue Dt:
03/07/2006
Application #:
10422665
Filing Dt:
04/24/2003
Publication #:
Pub Dt:
10/23/2003
Title:
SOI DEVICE WITH REDUCED JUNCTION CAPACITANCE
54
Patent #:
Issue Dt:
01/31/2006
Application #:
10422794
Filing Dt:
04/25/2003
Publication #:
Pub Dt:
10/30/2003
Title:
PRODUCTION OF METAL INSULATOR METAL (MIM) STRUCTURES USING ANODIZING PROCESS
55
Patent #:
Issue Dt:
04/25/2006
Application #:
10423993
Filing Dt:
04/25/2003
Title:
SYSTEM AND METHOD FOR FACILITATING COMMUNICATION ACROSS AN ASYNCHRONOUS CLOCK BOUNDARY
56
Patent #:
Issue Dt:
12/19/2006
Application #:
10424673
Filing Dt:
04/25/2003
Publication #:
Pub Dt:
10/28/2004
Title:
FLUORINATED VINYL ETHERS, COPOLYMERS THEREOF, AND USE IN LITHOGRAPHIC PHOTORESIST COMPOSITIONS
57
Patent #:
Issue Dt:
02/03/2004
Application #:
10424840
Filing Dt:
04/29/2003
Publication #:
Pub Dt:
10/23/2003
Title:
GROOVED POLISHING PADS AND METHODS OF USE
58
Patent #:
Issue Dt:
11/02/2004
Application #:
10425270
Filing Dt:
04/29/2003
Publication #:
Pub Dt:
10/30/2003
Title:
EPITAXIAL BASE BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC BASE
59
Patent #:
Issue Dt:
01/04/2011
Application #:
10425517
Filing Dt:
04/29/2003
Title:
EFFICIENT BRANCH TRACE MESSAGING WITH HARDWARE DEBUG FEATURES
60
Patent #:
Issue Dt:
02/13/2007
Application #:
10425974
Filing Dt:
04/29/2003
Title:
DDR ON-THE-FLY SYNCHRONIZATION
61
Patent #:
Issue Dt:
11/28/2006
Application #:
10426010
Filing Dt:
04/29/2003
Title:
APPARATUS AND METHOD FOR VIEWING DATA PROCESSOR BUS TRANSACTIONS ON ADDRESS PINS DURING MEMORY IDLE CYCLES
62
Patent #:
Issue Dt:
09/12/2006
Application #:
10426040
Filing Dt:
04/29/2003
Title:
BUS ARCHITECTURE USING DEBUG PACKETS TO MONITOR TRANSACTIONS ON AN INTERNAL DATA PROCESSOR BUS
63
Patent #:
Issue Dt:
09/28/2004
Application #:
10426336
Filing Dt:
04/30/2003
Publication #:
Pub Dt:
10/30/2003
Title:
VERTICAL THERMAL NITRIDE MASK (ANTI-COLLAR) AND PROCESSING THEREOF
64
Patent #:
Issue Dt:
03/23/2004
Application #:
10426337
Filing Dt:
04/30/2003
Publication #:
Pub Dt:
10/30/2003
Title:
RELAXED SIGE LAYERS ON SI OR SILICON-ON-INSULATOR SUBSTRATES BY ION IMPLANTATION AND THERMAL ANNEALING
65
Patent #:
Issue Dt:
05/02/2006
Application #:
10426487
Filing Dt:
04/30/2003
Title:
APPARATUS AND METHOD FOR INITIATING A SLEEP STATE IN A SYSTEM ON A CHIP DEVICE
66
Patent #:
Issue Dt:
05/30/2006
Application #:
10426755
Filing Dt:
04/30/2003
Title:
SYSTEM AND METHOD FOR BLOCKING CACHE USE DURING DEBUGGING
67
Patent #:
Issue Dt:
10/19/2004
Application #:
10428270
Filing Dt:
05/02/2003
Title:
EUV MASK WHICH FACILITATES ELECTRO-STATIC CHUCKING
68
Patent #:
Issue Dt:
11/02/2004
Application #:
10428705
Filing Dt:
05/02/2003
Publication #:
Pub Dt:
01/15/2004
Title:
SELF-ALIGNED DOG-BONE STRUCTURE FOR FINFET APPLICATIONS AND METHODS TO FABRICATE THE SAME
69
Patent #:
Issue Dt:
09/04/2007
Application #:
10429159
Filing Dt:
05/02/2003
Publication #:
Pub Dt:
11/04/2004
Title:
SPECULATION POINTERS TO IDENTIFY DATA-SPECULATIVE OPERATIONS IN MICROPROCESSOR
70
Patent #:
Issue Dt:
07/20/2004
Application #:
10429697
Filing Dt:
05/06/2003
Title:
FINFET-BASED SRAM CELL
71
Patent #:
Issue Dt:
02/19/2008
Application #:
10434692
Filing Dt:
05/09/2003
Title:
APPARATUS AND METHOD FOR BALANCED SPINLOCK SUPPORT IN NUMA SYSTEMS
72
Patent #:
Issue Dt:
09/28/2004
Application #:
10434999
Filing Dt:
05/09/2003
Publication #:
Pub Dt:
07/01/2004
Title:
METHOD OF FABRICATING MICRO-ELECTROMECHANICAL SWITCHES ON CMOS COMPATIBLE SUBSTRATES
73
Patent #:
Issue Dt:
01/02/2007
Application #:
10435842
Filing Dt:
05/12/2003
Publication #:
Pub Dt:
11/18/2004
Title:
BUILT-IN SELF TEST SYSTEM AND METHOD
74
Patent #:
Issue Dt:
03/07/2006
Application #:
10436213
Filing Dt:
05/12/2003
Publication #:
Pub Dt:
11/18/2004
Title:
METHOD OF OPTIMIZING AND ANALYZING SELECTED PORTIONS OF A DIGITAL INTEGRATED CIRCUIT
75
Patent #:
Issue Dt:
03/15/2005
Application #:
10436432
Filing Dt:
05/12/2003
Publication #:
Pub Dt:
11/18/2004
Title:
COUPLED BODY CONTACTS FOR SOI DIFFERENTIAL CIRCUITS
76
Patent #:
Issue Dt:
11/09/2004
Application #:
10437208
Filing Dt:
05/13/2003
Publication #:
Pub Dt:
10/23/2003
Title:
UNIQUE FEATURE DESIGN ENABLING STRUCTURAL INTEGRITY FOR ADVANCED LOW K SEMICONDUCTOR CHIPS
77
Patent #:
Issue Dt:
03/25/2008
Application #:
10438947
Filing Dt:
05/15/2003
Publication #:
Pub Dt:
10/23/2003
Title:
WAFER SCALE THIN FILM PACKAGE
78
Patent #:
Issue Dt:
09/28/2004
Application #:
10440847
Filing Dt:
05/19/2003
Title:
NICKEL ALLOY FOR SMOS PROCESS SILICIDATION
79
Patent #:
Issue Dt:
07/19/2005
Application #:
10442131
Filing Dt:
05/21/2003
Publication #:
Pub Dt:
11/25/2004
Title:
MULTIPLE-GATE MOS DEVICE AND METHOD FOR MAKING THE SAME
80
Patent #:
Issue Dt:
08/30/2005
Application #:
10442975
Filing Dt:
05/22/2003
Title:
STRAINED-SILICON DEVICE WITH DIFFERENT SILICON THICKNESSES
81
Patent #:
Issue Dt:
01/06/2004
Application #:
10444226
Filing Dt:
05/23/2003
Title:
COLUMN REDUNDANCY SYSTEM AND METHOD FOR A MICRO-CELL EMBEDDED DRAM (E-DRAM) ARCHITECTURE
82
Patent #:
Issue Dt:
11/09/2004
Application #:
10446297
Filing Dt:
05/28/2003
Publication #:
Pub Dt:
12/02/2004
Title:
MAGNETIC RANDOM ACCESS MEMORY USING MEMORY CELLS WITH ROTATED MAGNETIC STORAGE ELEMENTS
83
Patent #:
Issue Dt:
04/19/2005
Application #:
10447018
Filing Dt:
05/28/2003
Publication #:
Pub Dt:
12/02/2004
Title:
METHODS AND APPARATUS FOR PROVIDING AN ANTIFUSE FUNCTION
84
Patent #:
Issue Dt:
11/21/2006
Application #:
10447047
Filing Dt:
05/28/2003
Publication #:
Pub Dt:
12/02/2004
Title:
METHOD OF FABRICATING BODY-TIED SOI TRANSISTOR HAVING HALO IMPLANT REGION UNDERLYING HAMMERHEAD PORTION OF GATE
85
Patent #:
Issue Dt:
09/14/2004
Application #:
10448723
Filing Dt:
05/30/2003
Title:
SRAM CELL WITH BOOTSTRAPPED POWER LINE
86
Patent #:
Issue Dt:
11/09/2004
Application #:
10448776
Filing Dt:
05/29/2003
Publication #:
Pub Dt:
12/02/2004
Title:
BI-DIRECTIONAL READ WRITE DATA STRUCTURE AND METHOD FOR MEMORY
87
Patent #:
Issue Dt:
04/11/2006
Application #:
10448954
Filing Dt:
05/30/2003
Publication #:
Pub Dt:
12/02/2004
Title:
SIGE LATTICE ENGINEERING USING A COMBINATION OF OXIDATION, THINNING AND EPITAXIAL REGROWTH
88
Patent #:
Issue Dt:
11/27/2007
Application #:
10449181
Filing Dt:
05/29/2003
Publication #:
Pub Dt:
02/01/2007
Title:
NEGATIVE RESISTS BASED ON A ACID-CATALYZED ELIMINATION OF POLAR MOLECULES
89
Patent #:
Issue Dt:
04/05/2005
Application #:
10455601
Filing Dt:
06/05/2003
Publication #:
Pub Dt:
12/09/2004
Title:
DECODE PATH GATED LOW ACTIVE POWER SRAM
90
Patent #:
Issue Dt:
11/07/2006
Application #:
10456749
Filing Dt:
06/09/2003
Publication #:
Pub Dt:
12/09/2004
Title:
ORGANIC FIELD-EFFECT TRANSISTOR AND METHOD OF MAKING SAME BASED ON POLYMERIZABLE SELF-ASSEMBLED MONOLAYERS
91
Patent #:
Issue Dt:
02/01/2011
Application #:
10458112
Filing Dt:
06/10/2003
Publication #:
Pub Dt:
12/16/2004
Title:
MAGNETIC MATERIALS HAVING SUPERPARAMAGNETIC PARTICLES
92
Patent #:
Issue Dt:
05/24/2005
Application #:
10458147
Filing Dt:
06/10/2003
Publication #:
Pub Dt:
12/16/2004
Title:
SYSTEM AND METHOD FOR WRITING TO A MAGNETIC SHIFT REGISTER
93
Patent #:
Issue Dt:
12/21/2004
Application #:
10458554
Filing Dt:
06/10/2003
Publication #:
Pub Dt:
12/16/2004
Title:
SHIFTABLE MAGNETIC SHIFT REGISTER AND METHOD OF USING THE SAME
94
Patent #:
Issue Dt:
07/27/2004
Application #:
10459328
Filing Dt:
06/11/2003
Title:
METHOD FOR FORMING DUAL INLAID STRUCTURES FOR IC INTERCONNECTIONS
95
Patent #:
Issue Dt:
10/18/2011
Application #:
10459344
Filing Dt:
06/11/2003
Title:
FASTER MEMORY ACCESS IN NON-UNIFIED MEMORY ACCESS SYSTEMS
96
Patent #:
Issue Dt:
06/29/2004
Application #:
10459579
Filing Dt:
06/12/2003
Title:
DUAL SILICON LAYER FOR CHEMICAL MECHANICAL POLISHING PLANARIZATION
97
Patent #:
Issue Dt:
02/24/2004
Application #:
10459978
Filing Dt:
06/12/2003
Title:
MICRO-ELECTROMECHANICAL VARACTOR WITH ENHANCED TUNING RANGE
98
Patent #:
Issue Dt:
11/09/2004
Application #:
10460615
Filing Dt:
06/11/2003
Title:
METHOD OF SIMULTANEOUS DISPLAY OF DIE AND WAFER CHARACTERIZATION IN INTEGRATED CIRCUIT TECHNOLOGY DEVELOPMENT
99
Patent #:
Issue Dt:
11/09/2004
Application #:
10460717
Filing Dt:
06/12/2003
Publication #:
Pub Dt:
11/27/2003
Title:
SILICON ON INSULATOR FIELD EFFECT TRANSISTOR HAVING SHARED BODY CONTACT
100
Patent #:
Issue Dt:
05/30/2006
Application #:
10461090
Filing Dt:
06/13/2003
Publication #:
Pub Dt:
12/16/2004
Title:
BILAYERED METAL HARDMASKS FOR USE IN DUAL DAMASCENE ETCH SCHEMES
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 01:55 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT