skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
04/25/2006
Application #:
10970522
Filing Dt:
10/21/2004
Publication #:
Pub Dt:
04/27/2006
Title:
METHOD AND SUM ADDRESSED CELL ENCODER FOR ENHANCED COMPARE AND SEARCH TIMING FOR CAM COMPARE
2
Patent #:
Issue Dt:
11/28/2006
Application #:
10973366
Filing Dt:
10/26/2004
Publication #:
Pub Dt:
05/11/2006
Title:
SRAM RING OSCILLATOR
3
Patent #:
Issue Dt:
07/03/2007
Application #:
10973871
Filing Dt:
10/26/2004
Title:
HEAT REMOVAL IN SOI DEVICES USING A BURIED OXIDE LAYER/CONDUCTIVE LAYER COMBINATION
4
Patent #:
Issue Dt:
11/21/2006
Application #:
10974232
Filing Dt:
10/27/2004
Publication #:
Pub Dt:
05/05/2005
Title:
ADVANCED TECHNIQUE FOR FORMING A TRANSISTOR HAVING RAISED DRAIN AND SOURCE REGIONS
5
Patent #:
Issue Dt:
12/13/2005
Application #:
10976598
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/05/2005
Title:
MAGNETIC RANDOM ACCESS MEMORY USING MEMORY CELLS WITH ROTATED MAGNETIC STORAGE ELEMENTS
6
Patent #:
Issue Dt:
10/30/2007
Application #:
10977432
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/18/2006
Title:
DYNAMIC MEMORY ARCHITECTURE EMPLOYING PASSIVE EXPIRATION OF DATA
7
Patent #:
Issue Dt:
07/10/2007
Application #:
10977768
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/04/2006
Title:
FINFET BODY CONTACT STRUCTURE
8
Patent #:
Issue Dt:
06/10/2008
Application #:
10978056
Filing Dt:
10/30/2004
Publication #:
Pub Dt:
05/04/2006
Title:
SYSTEMS AND METHODS FOR STORAGE AREA NETWORK DESIGN
9
Patent #:
Issue Dt:
10/24/2006
Application #:
10978067
Filing Dt:
10/28/2004
Publication #:
Pub Dt:
05/04/2006
Title:
POWER GATING TECHNIQUES ABLE TO HAVE DATA RETENTION AND VARIABILITY IMMUNITY PROPERTIES
10
Patent #:
Issue Dt:
05/25/2010
Application #:
10978183
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
05/04/2006
Title:
CLOCK SCALING CIRCUIT
11
Patent #:
Issue Dt:
01/11/2011
Application #:
10978389
Filing Dt:
11/02/2004
Publication #:
Pub Dt:
05/18/2006
Title:
SYSTEM AND METHOD FOR RECOVERY OF DATA FOR A LOST SECTOR IN A STORAGE SYSTEM
12
Patent #:
Issue Dt:
09/25/2007
Application #:
10978715
Filing Dt:
11/01/2004
Publication #:
Pub Dt:
05/04/2006
Title:
HETERO-INTEGRATED STRAINED SILICON N-AND P-MOSFETS
13
Patent #:
Issue Dt:
08/28/2007
Application #:
10979381
Filing Dt:
11/02/2004
Title:
METHOD AND SYSTEM FOR CONVERTING TOOL PROCESS ABILITY BASED UPON WORK IN PROGRESS CHARACTERISTICS
14
Patent #:
Issue Dt:
01/09/2007
Application #:
10980220
Filing Dt:
11/03/2004
Publication #:
Pub Dt:
07/07/2005
Title:
ENHANCEMENT OF ELECTRON AND HOLE MOBILITIES IN <110> SI UNDER BIAXIAL COMPRESSIVE STRAIN
15
Patent #:
Issue Dt:
01/22/2008
Application #:
10980365
Filing Dt:
11/03/2004
Publication #:
Pub Dt:
05/04/2006
Title:
SILICON CONTAINING TARC / BARRIER LAYER
16
Patent #:
Issue Dt:
11/07/2006
Application #:
10981155
Filing Dt:
11/04/2004
Publication #:
Pub Dt:
05/04/2006
Title:
NOVEL CIRCUIT FOR MINIMIZING FILTER CAPACITANCE LEAKAGE INDUCED JITTER IN PHASE LOCKED LOOPS (PLLS)
17
Patent #:
Issue Dt:
02/26/2008
Application #:
10981233
Filing Dt:
11/04/2004
Publication #:
Pub Dt:
05/04/2006
Title:
HARDMASK FOR RELIABILITY OF SILICON BASED DIELECTRICS
18
Patent #:
Issue Dt:
03/13/2012
Application #:
10981926
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
03/24/2005
Title:
DUAL MAGNETIC TUNNEL JUNCTION SENSOR WITH A LONGITUDINAL BIAS STACK
19
Patent #:
Issue Dt:
12/04/2007
Application #:
10982411
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
06/16/2005
Title:
USE OF HYDROGEN IMPLANTATION TO IMPROVE MATERIAL PROPERTIES OF SILICON-GERMANIUM-ON-INSULATOR MATERIAL MADE BY THERMAL DIFFUSION
20
Patent #:
Issue Dt:
10/04/2011
Application #:
10982575
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
05/11/2006
Title:
METHOD FOR THERMAL CHARACTERIZATION UNDER NON-UNIFORM HEAT LOAD
21
Patent #:
Issue Dt:
03/27/2007
Application #:
10983345
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
05/11/2006
Title:
SYSTEM AND METHOD FOR PLASMA INDUCED MODIFICATION AND IMPROVEMENT OF CRITICAL DIMENSION UNIFORMITY
22
Patent #:
Issue Dt:
07/15/2008
Application #:
10983819
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
06/16/2005
Title:
AUTOMATIC METHOD FOR ROUTING AND DESIGNING AN LSI
23
Patent #:
Issue Dt:
04/18/2006
Application #:
10984055
Filing Dt:
11/09/2004
Publication #:
Pub Dt:
05/05/2005
Title:
MAGNETIC SHIFT REGISTER WITH SHIFTABLE MAGNETIC DOMAINS BETWEEN TWO REGIONS, AND METHOD OF USING THE SAME
24
Patent #:
Issue Dt:
07/01/2008
Application #:
10984439
Filing Dt:
11/09/2004
Publication #:
Pub Dt:
04/21/2005
Title:
SACRIFICIAL METAL SPACER DAMASCENE PROCESS
25
Patent #:
Issue Dt:
01/17/2006
Application #:
10984578
Filing Dt:
11/09/2004
Publication #:
Pub Dt:
04/21/2005
Title:
HIGH-DENSITY FINFET INTEGRATION SCHEME
26
Patent #:
Issue Dt:
03/20/2007
Application #:
10985453
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
05/11/2006
Title:
RANDOM ACCESS MEMORY WITH STABILITY ENHANCEMENT AND EARLY READ ELIMINATION
27
Patent #:
Issue Dt:
04/01/2008
Application #:
10986665
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/01/2006
Title:
SELF ORIENTING MICRO PLATES OF THERMALLY CONDUCTING MATERIAL AS COMPONENT IN THERMAL PASTE OR ADHESIVE
28
Patent #:
Issue Dt:
04/01/2008
Application #:
10986773
Filing Dt:
11/15/2004
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD AND SYSTEM FOR LOGIC VERIFICATION USING MIRROR INTERFACE
29
Patent #:
Issue Dt:
01/29/2008
Application #:
10987427
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/02/2005
Title:
METHOD AND SYSTEM FOR INCREASING PRODUCT YIELD BY CONTROLLING LITHOGRAPHY ON THE BASIS OF ELECTRICAL SPEED DATA
30
Patent #:
Issue Dt:
10/15/2013
Application #:
10987484
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/23/2005
Title:
SPACER FOR A GATE ELECTRODE HAVING TENSILE STRESS AND A METHOD OF FORMING THE SAME
31
Patent #:
Issue Dt:
10/31/2006
Application #:
10987749
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/26/2005
Title:
FIELD EFFECT DEVICE WITH A CHANNEL WITH A SWITCHABLE CONDUCTIVITY
32
Patent #:
Issue Dt:
06/20/2006
Application #:
10987778
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/30/2005
Title:
HIGH PERFORMANCE LOW COST MONOPOLE ANTENNA FOR WIRELESS APPLICATIONS
33
Patent #:
Issue Dt:
04/03/2007
Application #:
10987804
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD AND SYSTEM FOR CONTROLLING THE CHEMICAL MECHANICAL POLISHING BY USING A SEISMIC SIGNAL OF A SEISMIC SENSOR
34
Patent #:
Issue Dt:
09/19/2006
Application #:
10987827
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
06/30/2005
Title:
TECHNIQUE FOR FORMING A SPACER FOR A LINE ELEMENT BY USING AN ETCH STOP LAYER DEPOSITED BY A HIGHLY DIRECTIONAL DEPOSITION TECHNIQUE
35
Patent #:
Issue Dt:
06/12/2007
Application #:
10987985
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT CHIP PACKAGES HAVING INTEGRATED MICROCHANNEL COOLING MODULES
36
Patent #:
Issue Dt:
06/09/2009
Application #:
10988015
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
INTEGRATED THERMOELECTRIC COOLING DEVICES AND METHODS FOR FABRICATING SAME
37
Patent #:
Issue Dt:
01/29/2008
Application #:
10988132
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
ANTIFUSE STRUCTURE HAVING AN INTEGRATED HEATING ELEMENT
38
Patent #:
Issue Dt:
05/15/2007
Application #:
10988137
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
FLUORINATED PHOTORESIST MATERIALS WITH IMPROVED ETCH RESISTANT PROPERTIES
39
Patent #:
Issue Dt:
10/31/2006
Application #:
10988215
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
COOLING DEVICE USING MULTIPLE FANS AND HEAT SINKS
40
Patent #:
Issue Dt:
12/02/2008
Application #:
10988219
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
SEMICONDUCTOR CHIP HEAT TRANSFER DEVICE
41
Patent #:
Issue Dt:
11/03/2009
Application #:
10988220
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
MIXED ELECTRICAL AND OPTICAL LGA INTERPOSER FOR FACILITATING CHIP TO BOARD COMMUNICATIONS BY DUAL SIGNAL TYPES
42
Patent #:
Issue Dt:
08/29/2006
Application #:
10990252
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
05/18/2006
Title:
DEVICE AND METHOD FOR FABRICATING DOUBLE-SIDED SOI WAFER SCALE PACKAGE WITH THROUGH VIA CONNECTIONS
43
Patent #:
Issue Dt:
12/25/2007
Application #:
10990401
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
05/18/2006
Title:
SPIN-CURRENT SWITCHABLE MAGNETIC MEMORY ELEMENT AND METHOD OF FABRICATING THE MEMORY ELEMENT
44
Patent #:
Issue Dt:
06/17/2008
Application #:
10990778
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
05/18/2006
Title:
APPLICATION OF A THERMALLY CONDUCTIVE THIN FILM TO A WAFER BACKSIDE PRIOR TO DICING TO PREVENT CHIPPING AND CRACKING
45
Patent #:
Issue Dt:
12/09/2008
Application #:
10991808
Filing Dt:
11/18/2004
Title:
SCHEDULING TOOLS WITH QUEUE TIME CONSTRAINTS
46
Patent #:
Issue Dt:
03/18/2008
Application #:
10992072
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
05/25/2006
Title:
CUT-AND-PASTE IMPRINT LITHOGRAPHIC MOLD AND METHOD THEREFOR
47
Patent #:
Issue Dt:
02/05/2008
Application #:
10992399
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
05/18/2006
Title:
METHOD AND STRUCTURE FOR CREATING PRINTED CIRCUIT BOARDS WITH STEPPED THICKNESS
48
Patent #:
Issue Dt:
09/27/2005
Application #:
10993244
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
04/28/2005
Title:
FULLY-DEPLETED-COLLECTOR SILICON-ON-INSULATOR (SOI) BIPOLAR TRANSISTOR USEFUL ALONE OR IN SOI BICMOS
49
Patent #:
Issue Dt:
01/08/2008
Application #:
10993270
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
04/28/2005
Title:
PATTERNED SOI BY OXYGEN IMPLANTATION AND ANNEALING
50
Patent #:
Issue Dt:
01/03/2012
Application #:
10993305
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
04/14/2005
Title:
OPTICAL ASSEMBLIES FOR TRANSMITTING AND MANIPULATING OPTICAL BEAMS
51
Patent #:
Issue Dt:
02/28/2006
Application #:
10993941
Filing Dt:
11/19/2004
Title:
GLOBAL PLANARIZATION OF WAFER SCALE PACKAGE WITH PRECISION DIE THICKNESS CONTROL
52
Patent #:
Issue Dt:
07/29/2008
Application #:
10994494
Filing Dt:
11/20/2004
Publication #:
Pub Dt:
05/25/2006
Title:
METHODS FOR FORMING CO-PLANAR WAFER-SCALE CHIP PACKAGES
53
Patent #:
Issue Dt:
11/25/2008
Application #:
10996034
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
05/12/2005
Title:
METHOD AND APPARATUS FOR CONTROLLING ETCH SELECTIVITY
54
Patent #:
Issue Dt:
08/15/2006
Application #:
10996284
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
05/25/2006
Title:
SRAM WITH DYNAMICALLY ASYMMETRIC CELL
55
Patent #:
Issue Dt:
06/24/2008
Application #:
10996292
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
05/25/2006
Title:
TECHNIQES FOR SUPER FAST BUFFER INSERTION
56
Patent #:
Issue Dt:
11/13/2007
Application #:
10996293
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
02/09/2006
Title:
CLUSTERING TECHNIQUES FOR FASTER AND BETTER PLACEMENT OF VLSI CIRCUITS
57
Patent #:
Issue Dt:
02/20/2007
Application #:
10996311
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
05/25/2006
Title:
HIGH PERFORMANCE REGISTER FILE WITH BOOTSTRAPPED STORAGE SUPPLY AND METHOD OF READING DATA THEREFORM
58
Patent #:
Issue Dt:
05/27/2008
Application #:
10996312
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
05/25/2006
Title:
ON-CHIP ELECTRICALLY ALTERABLE RESISTOR
59
Patent #:
Issue Dt:
01/29/2008
Application #:
10997597
Filing Dt:
11/24/2004
Publication #:
Pub Dt:
04/28/2005
Title:
SOI DEVICE WITH REDUCED JUNCTION CAPACITANCE
60
Patent #:
Issue Dt:
10/07/2008
Application #:
10998840
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
05/05/2005
Title:
SEMICONDUCTOR STRUCTURE INCLUDING MIXED RARE EARTH OXIDE FORMED ON SILICON
61
Patent #:
Issue Dt:
02/28/2012
Application #:
10999404
Filing Dt:
11/30/2004
Title:
METHOD OF LITHOGRAPHIC MASK CORRECTION USING LOCALIZED TRANSMISSION ADJUSTMENT
62
Patent #:
Issue Dt:
11/13/2007
Application #:
11000869
Filing Dt:
12/01/2004
Title:
SYSTEMS AND METHODS OF IMPRINT LITHOGRAPHY WITH ADJUSTABLE MASK
63
Patent #:
Issue Dt:
10/09/2007
Application #:
11001483
Filing Dt:
12/01/2004
Title:
METHOD AND APPARATUS TO RECONCILE RECIPE MANAGER AND MANUFACTURING EXECUTION SYSTEM CONTEXT CONFIGURATIONS
64
Patent #:
Issue Dt:
08/16/2011
Application #:
11001491
Filing Dt:
12/01/2004
Title:
WIRELESS MODEM ARCHITECTURE FOR REDUCING MEMORY COMPONENTS
65
Patent #:
Issue Dt:
01/09/2007
Application #:
11001511
Filing Dt:
12/02/2004
Title:
MOTORIZED HAMMOCK SWINGING ASSEMBLY
66
Patent #:
Issue Dt:
04/29/2008
Application #:
11002525
Filing Dt:
12/02/2004
Publication #:
Pub Dt:
06/08/2006
Title:
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR VERIFICATION OF DIGITAL DESIGNS USING CASE-SPLITTING VIA CONSTRAINED INTERNAL SIGNALS
67
Patent #:
Issue Dt:
02/02/2010
Application #:
11002559
Filing Dt:
12/02/2004
Publication #:
Pub Dt:
06/08/2006
Title:
METHOD TO GATE OFF PLLS IN A DEEP POWER SAVING STATE WITHOUT SEPARATE CLOCK DISTRIBUTION FOR POWER MANAGEMENT LOGIC
68
Patent #:
Issue Dt:
09/25/2007
Application #:
11002686
Filing Dt:
12/02/2004
Publication #:
Pub Dt:
06/08/2006
Title:
METHOD, APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR ENHANCING A POWER DISTRIBUTION SYSTEM IN A CERAMIC INTEGRATED CIRCUIT PACKAGE
69
Patent #:
Issue Dt:
05/30/2006
Application #:
11003574
Filing Dt:
12/03/2004
Title:
METHOD FOR FORMING WORDLINES HAVING IRREGULAR SPACING IN A MEMORY ARRAY
70
Patent #:
Issue Dt:
11/07/2006
Application #:
11003988
Filing Dt:
12/04/2004
Publication #:
Pub Dt:
05/12/2005
Title:
METHOD OF ASSESSING POTENTIAL FOR CHARGING DAMAGE IN SOI DESIGNS AND STRUCTURES FOR ELIMINATING POTENTIAL FOR DAMAGE
71
Patent #:
Issue Dt:
07/22/2008
Application #:
11004264
Filing Dt:
12/01/2004
Title:
METHOD AND SYSTEM FOR SELF-ASSEMBLING INSTRUCTION OPCODES FOR A CUSTOM RANDOM FUNCTIONAL TEST OF A MICROPROCESSOR
72
Patent #:
Issue Dt:
08/07/2007
Application #:
11004265
Filing Dt:
12/01/2004
Title:
METHOD AND SYSTEM FOR TESTING A MEMORY OF A MICROPROCESSOR
73
Patent #:
Issue Dt:
06/26/2007
Application #:
11004413
Filing Dt:
12/04/2004
Publication #:
Pub Dt:
06/08/2006
Title:
SYSTEM AND METHOD FOR TRANSFERRING DATA TO AND FROM A MAGNETIC SHIFT REGISTER WITH A SHIFTABLE DATA COLUMN
74
Patent #:
Issue Dt:
05/27/2008
Application #:
11004791
Filing Dt:
12/03/2004
Title:
SILICON-ON-INSULATOR CHIP HAVING AN ISOLATION BARRIER FOR RELIABILITY
75
Patent #:
Issue Dt:
08/14/2012
Application #:
11004845
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
05/05/2005
Title:
SEMICONDUCTOR STRUCTURE HAVING REDUCED AMINE-BASED CONTAMINANTS
76
Patent #:
Issue Dt:
02/26/2008
Application #:
11004846
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD OF MAKING AN ELECTRONIC FUSE WITH IMPROVED ESD TOLERANCE
77
Patent #:
Issue Dt:
09/12/2006
Application #:
11004951
Filing Dt:
12/07/2004
Title:
SELECTIVE EPITAXIAL GROWTH FOR TUNABLE CHANNEL THICKNESS
78
Patent #:
Issue Dt:
10/16/2007
Application #:
11005659
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD OF FORMING FET WITH T-SHAPED GATE
79
Patent #:
Issue Dt:
09/09/2008
Application #:
11006747
Filing Dt:
12/08/2004
Publication #:
Pub Dt:
06/08/2006
Title:
SEMICONDUCTOR DEVICE AND METHOD OF MAKING SEMICONDUCTOR DEVICE COMPRISING MULTIPLE STACKED HYBRID ORIENTATION LAYERS
80
Patent #:
Issue Dt:
03/04/2008
Application #:
11008877
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
09/15/2005
Title:
TECHNIQUE FOR COMBINING SCAN TEST AND MEMORY BUILT-IN SELF TEST
81
Patent #:
Issue Dt:
10/18/2011
Application #:
11009575
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
07/28/2005
Title:
TECHNIQUE FOR FORMING EMBEDDED METAL LINES HAVING INCREASED RESISTANCE AGAINST STRESS-INDUCED MATERIAL TRANSPORT
82
Patent #:
Issue Dt:
01/22/2008
Application #:
11011245
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD FOR VERIFICATION USING REACHABILITY OVERAPPROXIMATION
83
Patent #:
Issue Dt:
05/06/2008
Application #:
11011246
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD FOR INCREMENTAL DESIGN REDUCTION VIA ITERATIVE OVERAPPROXIMATION AND RE-ENCODING STRATEGIES
84
Patent #:
Issue Dt:
02/05/2008
Application #:
11013971
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
06/22/2006
Title:
LOW REFRACTIVE INDEX POLYMERS AS UNDERLAYERS FOR SILICON-CONTAINING PHOTORESISTS
85
Patent #:
Issue Dt:
10/28/2008
Application #:
11016219
Filing Dt:
12/17/2004
Publication #:
Pub Dt:
06/22/2006
Title:
USING ELECTRICALLY PROGRAMMABLE FUSES TO HIDE ARCHITECTURE, PREVENT REVERSE ENGINEERING, AND MAKE A DEVICE INOPERABLE
86
Patent #:
Issue Dt:
09/11/2007
Application #:
11016220
Filing Dt:
12/17/2004
Publication #:
Pub Dt:
06/22/2006
Title:
CHANGING CHIP FUNCTION BASED ON FUSE STATES
87
Patent #:
Issue Dt:
09/05/2006
Application #:
11021681
Filing Dt:
12/23/2004
Title:
MEMORY ELEMENTS USING ORGANIC ACTIVE LAYER
88
Patent #:
Issue Dt:
07/14/2009
Application #:
11023677
Filing Dt:
12/28/2004
Publication #:
Pub Dt:
07/13/2006
Title:
METHODS AND APPARATUS FOR TESTING A MEMORY
89
Patent #:
Issue Dt:
10/27/2009
Application #:
11027980
Filing Dt:
01/03/2005
Title:
ESD PROTECTION CIRCUIT AND METHOD FOR LOWERING CAPACITANCE OF THE ESD PROTECTION CIRCUIT
90
Patent #:
Issue Dt:
02/08/2011
Application #:
11028798
Filing Dt:
01/04/2005
Publication #:
Pub Dt:
07/06/2006
Title:
METHOD AND APPARATUS FOR DIRECT REFERENCING OF TOP SURFACE OF WORKPIECE DURING IMPRINT LITHOGRAPHY
91
Patent #:
Issue Dt:
07/29/2008
Application #:
11029797
Filing Dt:
01/05/2005
Publication #:
Pub Dt:
07/06/2006
Title:
STRESSED FIELD EFFECT TRANSISTORS ON HYBRID ORIENTATION SUBSTRATE
92
Patent #:
Issue Dt:
01/06/2009
Application #:
11029921
Filing Dt:
01/05/2005
Publication #:
Pub Dt:
09/22/2005
Title:
HIGH-QUALITY SGOI BY OXIDATION NEAR THE ALLOY MELTING TEMPERATURE
93
Patent #:
Issue Dt:
07/10/2007
Application #:
11029969
Filing Dt:
01/05/2005
Publication #:
Pub Dt:
06/09/2005
Title:
MANUFACTURING METHODS FOR PRINTED CIRCUIT BOARDS
94
Patent #:
Issue Dt:
10/24/2006
Application #:
11030191
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
06/02/2005
Title:
MULTI-STEP CHEMICAL MECHANICAL POLISHING OF A GATE AREA IN A FINFET
95
Patent #:
Issue Dt:
07/22/2008
Application #:
11031138
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
06/09/2005
Title:
FLEXIBLE ROW REDUNDANCY SYSTEM
96
Patent #:
Issue Dt:
03/20/2012
Application #:
11031165
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
07/13/2006
Title:
QUASI-HYDROPHOBIC SI-SI WAFER BONDING USING HYDROPHILIC SI SURFACES AND DISSOLUTION OF INTERFACIAL BONDING OXIDE
97
Patent #:
Issue Dt:
10/06/2009
Application #:
11031168
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
07/13/2006
Title:
SELF-ALIGNED PROCESS FOR NANOTUBE/NANOWIRE FETS
98
Patent #:
Issue Dt:
06/12/2007
Application #:
11031418
Filing Dt:
01/07/2005
Publication #:
Pub Dt:
04/20/2006
Title:
POROUS ORGANOSILICATES WITH IMPROVED MECHANICAL PROPERTIES
99
Patent #:
Issue Dt:
11/20/2007
Application #:
11032878
Filing Dt:
01/11/2005
Publication #:
Pub Dt:
07/13/2006
Title:
PROBABILISTIC CONGESTION PREDICTION WITH PARTIAL BLOCKAGES
100
Patent #:
Issue Dt:
11/03/2009
Application #:
11033641
Filing Dt:
01/13/2005
Title:
BINARY CONTROLLED PHASE SELECTOR WITH OUTPUT DUTY CYCLE CORRECTION
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 03:00 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT