skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
08/01/2006
Application #:
11033653
Filing Dt:
01/12/2005
Title:
USE OF TA-CAPPED METAL LINE TO IMPROVE FORMATION OF MEMORY ELEMENT FILMS
2
Patent #:
Issue Dt:
12/26/2006
Application #:
11033754
Filing Dt:
01/13/2005
Title:
DUAL-MODE OUTPUT DRIVER CONFIGURED FOR OUTPUTTING A SIGNAL ACCORDING TO EITHER A SELECTED HIGH VOLTAGE/LOW SPEED MODE OR A LOW VOLTAGE/HIGH SPEED MODE
3
Patent #:
Issue Dt:
08/14/2007
Application #:
11033755
Filing Dt:
01/13/2005
Title:
ALIGNMENT OF LOCAL TRANSMIT CLOCK TO SYNCHRONOUS DATA TRANSFER CLOCK HAVING PROGRAMMABLE TRANSFER RATE
4
Patent #:
Issue Dt:
11/14/2006
Application #:
11033757
Filing Dt:
01/13/2005
Title:
VOLTAGE MODE TRANSCEIVER HAVING PROGRAMMABLE VOLTAGE SWING AND EXTERNAL REFERENCE-BASED CALIBRATION
5
Patent #:
Issue Dt:
06/17/2008
Application #:
11033926
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
06/09/2005
Title:
CHIP AND WAFER INTEGRATION PROCESS USING VERTICAL CONNECTIONS
6
Patent #:
Issue Dt:
01/22/2008
Application #:
11034420
Filing Dt:
01/11/2005
Publication #:
Pub Dt:
07/13/2006
Title:
IMPACT CHECKING TECHNIQUE
7
Patent #:
Issue Dt:
04/15/2008
Application #:
11034479
Filing Dt:
01/13/2005
Publication #:
Pub Dt:
02/21/2008
Title:
ULTRALOW DIELECTRIC CONSTANT LAYER WITH CONTROLLED BIAXIAL STRESS
8
Patent #:
Issue Dt:
05/13/2008
Application #:
11034480
Filing Dt:
01/13/2005
Publication #:
Pub Dt:
07/13/2006
Title:
MULTILAYER HARDMASK SCHEME FOR DAMAGE-FREE DUAL DAMASCENE PROCESSING OF SICOH DIELECTRICS
9
Patent #:
Issue Dt:
12/23/2008
Application #:
11037694
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
07/20/2006
Title:
SYSTEMS AND METHODS FOR MANAGING ERROR DEPENDENCIES
10
Patent #:
Issue Dt:
05/22/2007
Application #:
11037913
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
07/20/2006
Title:
HETEROGENEOUS THERMAL INTERFACE FOR COOLING
11
Patent #:
Issue Dt:
07/24/2007
Application #:
11037970
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
07/20/2006
Title:
ON-CHIP CU INTERCONNECTION USING 1 TO 5 NM THICK METAL CAP
12
Patent #:
Issue Dt:
03/21/2006
Application #:
11037995
Filing Dt:
01/18/2005
Publication #:
Pub Dt:
09/15/2005
Title:
LOW-K DIELECTRIC MATERIAL SYSTEM FOR IC APPLICATION
13
Patent #:
Issue Dt:
05/15/2007
Application #:
11038593
Filing Dt:
01/19/2005
Publication #:
Pub Dt:
07/20/2006
Title:
SRAM MEMORIES AND MICROPROCESSORS HAVING LOGIC PORTIONS IMPLEMENTED IN HIGH-PERFORMANCE SILICON SUBSTRATES AND SRAM ARRAY PORTIONS HAVING FIELD EFFECT TRANSISTORS WITH LINKED BODIES AND METHODS FOR MAKING SAME
14
Patent #:
Issue Dt:
06/05/2007
Application #:
11040139
Filing Dt:
01/21/2005
Publication #:
Pub Dt:
08/24/2006
Title:
METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR AUTOMATICALLY ESTIMATING PIN LOCATIONS AND INTERCONNECT PARASITICS OF A CIRCUIT LAYOUT
15
Patent #:
Issue Dt:
09/07/2010
Application #:
11042218
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
07/27/2006
Title:
SCRATCH PAD FOR STORING INTERMEDIATE LOOP FILTER DATA
16
Patent #:
Issue Dt:
04/25/2006
Application #:
11042426
Filing Dt:
01/25/2005
Title:
FABRICATION OF DUAL WORK-FUNCTION METAL GATE STRUCTURE FOR COMPLEMENTARY FIELD EFFECT TRANSISTORS
17
Patent #:
Issue Dt:
07/17/2007
Application #:
11042866
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
06/16/2005
Title:
EEPROM DEVICE WITH SUBSTRATE HOT-ELECTRON INJECTOR FOR LOW-POWER PROGRAMMING
18
Patent #:
Issue Dt:
04/15/2014
Application #:
11046986
Filing Dt:
01/31/2005
Publication #:
Pub Dt:
11/03/2005
Title:
Semiconductor device including a hybrid metallization layer stack for enhanced mechanical strength during and after packaging
19
Patent #:
Issue Dt:
01/01/2008
Application #:
11047129
Filing Dt:
01/31/2005
Publication #:
Pub Dt:
12/01/2005
Title:
TECHIQUE FOR CONTROLLING MECHANICAL STRESS IN A CHANNEL REGION BY SPACER REMOVAL
20
Patent #:
Issue Dt:
03/11/2008
Application #:
11048001
Filing Dt:
01/31/2005
Publication #:
Pub Dt:
08/03/2006
Title:
TECHNIQUES SUPPORTING COLLABORATIVE PRODUCT DEVELOPMENT
21
Patent #:
Issue Dt:
02/19/2008
Application #:
11048578
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
02/16/2006
Title:
FLUXLESS SOLDER TRANSFER AND REFLOW PROCESS
22
Patent #:
Issue Dt:
06/21/2011
Application #:
11048739
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
07/28/2005
Title:
STRAINED SILICON ON RELAXED SIGE FILM WITH UNIFORM MISFIT DISLOCATION DENSITY
23
Patent #:
Issue Dt:
11/18/2008
Application #:
11049846
Filing Dt:
02/04/2005
Publication #:
Pub Dt:
08/10/2006
Title:
CENTRIFUGAL METHOD FOR FILING HIGH ASPECT RATIO BLIND MICRO VIAS WITH POWDERED MATERIALS FOR CIRCUIT FORMATION
24
Patent #:
Issue Dt:
10/16/2007
Application #:
11050232
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
08/24/2006
Title:
METHOD FOR RECONFIGURATION OF RANDOM BIASES IN A SYNTHESIZED DESIGN WITHOUT RECOMPILATION
25
Patent #:
Issue Dt:
01/11/2011
Application #:
11050325
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
08/03/2006
Title:
METHOD AND APPARATUS FOR FREQUENCY INDEPENDENT PROCESSOR UTILIZATION RECORDING REGISTER IN A SIMULTANEOUSLY MULTI-THREADED PROCESSOR
26
Patent #:
Issue Dt:
10/30/2007
Application #:
11050592
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
08/24/2006
Title:
METHOD AND SYSTEM FOR OPTIMIZED HANDLING OF CONSTRAINTS DURING SYMBOLIC SIMULATION
27
Patent #:
Issue Dt:
09/02/2008
Application #:
11050602
Filing Dt:
02/03/2005
Publication #:
Pub Dt:
08/03/2006
Title:
METHOD FOR BALANCING POWER PLANE PIN CURRENTS IN A PRINTED WIRING BOARD USING COLLINEAR SLOTS
28
Patent #:
Issue Dt:
05/06/2008
Application #:
11050790
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
07/27/2006
Title:
GATE STACK ENGINEERING BY ELECTROCHEMICAL PROCESSING UTILIZING THROUGH-GATE-DIELECTRIC CURRENT FLOW
29
Patent #:
Issue Dt:
05/08/2007
Application #:
11051703
Filing Dt:
02/04/2005
Publication #:
Pub Dt:
06/23/2005
Title:
ELECTRONICALLY PROGRAMMABLE ANTIFUSE AND CIRCUITS MADE THEREWITH
30
Patent #:
Issue Dt:
11/20/2007
Application #:
11052675
Filing Dt:
02/07/2005
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD OF MAKING STRAINED CHANNEL CMOS TRANSISTORS HAVING LATTICE-MISMATCHED EPITAXIAL EXTENSION AND SOURCE AND DRAIN REGIONS
31
Patent #:
Issue Dt:
06/26/2007
Application #:
11053220
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
08/24/2006
Title:
METHODS, SYSTEMS AND MEDIA FOR MANAGING FUNCTIONAL VERIFICATION OF A PARAMETERIZABLE DESIGN
32
Patent #:
Issue Dt:
06/03/2008
Application #:
11053706
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
07/07/2005
Title:
METAL SPACER IN SINGLE AND DUAL DAMASCENE PROCESSING
33
Patent #:
Issue Dt:
08/15/2006
Application #:
11053707
Filing Dt:
02/08/2005
Publication #:
Pub Dt:
07/21/2005
Title:
DUAL STRAIN-STATE SIGE LAYERS FOR MICROELECTRONICS
34
Patent #:
Issue Dt:
10/18/2005
Application #:
11053863
Filing Dt:
02/10/2005
Title:
METHOD FOR DETECTING SILICIDE ENCROACHMENT OF A GATE ELECTRODE IN A SEMICONDUCTOR ARRANGEMENT
35
Patent #:
Issue Dt:
03/10/2009
Application #:
11054575
Filing Dt:
02/09/2005
Publication #:
Pub Dt:
08/10/2006
Title:
METHOD AND APPARATUS FOR COLLECTING FAILURE INFORMATION ON ERROR CORRECTION CODE (ECC) PROTECTED DATA
36
Patent #:
Issue Dt:
01/23/2007
Application #:
11055802
Filing Dt:
02/11/2005
Publication #:
Pub Dt:
08/17/2006
Title:
METHOD AND APPARATUS FOR CONTROLLING THE TIMING OF PRECHARGE IN A CONTENT ADDRESSABLE MEMORY SYSTEM
37
Patent #:
Issue Dt:
03/11/2008
Application #:
11055976
Filing Dt:
02/14/2005
Publication #:
Pub Dt:
07/21/2005
Title:
SOLUTION DEPOSITION OF CHALCOGENIDE FILMS CONTAINING TRANSITION METALS
38
Patent #:
Issue Dt:
08/07/2007
Application #:
11056456
Filing Dt:
02/11/2005
Publication #:
Pub Dt:
02/23/2006
Title:
METHOD AND APPARATUS FOR SOLUTION PROCESSED DOPING OF CARBON NANOTUBE
39
Patent #:
Issue Dt:
10/14/2008
Application #:
11056726
Filing Dt:
02/11/2005
Publication #:
Pub Dt:
08/17/2006
Title:
EFFICIENT METHOD OF TEST AND SOFT REPAIR OF SRAM WITH REDUNDANCY
40
Patent #:
Issue Dt:
11/06/2007
Application #:
11056850
Filing Dt:
02/11/2005
Publication #:
Pub Dt:
04/20/2006
Title:
SYSTEM AND METHOD FOR ACCOMMODATING NON-GAUSSIAN AND NON-LINEAR SOURCES OF VARIATION IN STATISTICAL STATIC TIMING ANALYSIS
41
Patent #:
Issue Dt:
03/18/2008
Application #:
11057129
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD FOR REDUCED N+ DIFFUSION IN STRAINED SI ON SIGE SUBSTRATE
42
Patent #:
Issue Dt:
12/25/2007
Application #:
11058706
Filing Dt:
02/15/2005
Publication #:
Pub Dt:
12/01/2005
Title:
SEMICONDUCTOR STRUCTURE COMPRISING A STRESS SENSITIVE ELEMENT AND METHOD OF MEASURING A STRESS IN A SEMICONDUCTOR STRUCTURE
43
Patent #:
Issue Dt:
11/04/2008
Application #:
11060009
Filing Dt:
02/17/2005
Publication #:
Pub Dt:
08/17/2006
Title:
METHOD, SYSTEM AND PROGRAM FOR SELECTION OF DATABASE CHARACTERISTICS
44
Patent #:
Issue Dt:
12/23/2008
Application #:
11061444
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
06/30/2005
Title:
STRAINED SILICON ON A SIGE ON SOI SUBSTRATE
45
Patent #:
Issue Dt:
10/30/2007
Application #:
11063940
Filing Dt:
02/23/2005
Publication #:
Pub Dt:
08/24/2006
Title:
IMMERSION TOPCOAT MATERIALS WITH IMPROVED PERFORMANCE
46
Patent #:
Issue Dt:
09/09/2008
Application #:
11064561
Filing Dt:
02/24/2005
Publication #:
Pub Dt:
08/24/2006
Title:
TA-TAN SELECTIVE REMOVAL PROCESS FOR INTEGRATED DEVICE FABRICATION
47
Patent #:
Issue Dt:
06/19/2007
Application #:
11064730
Filing Dt:
02/24/2005
Publication #:
Pub Dt:
08/24/2006
Title:
BODY CAPACITOR FOR SOI MEMORY DESCRIPTION
48
Patent #:
Issue Dt:
03/04/2008
Application #:
11065740
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
08/31/2006
Title:
DETERMINING FLEET MATCHING PROBLEM AND ROOT CAUSE ISSUE FOR MEASUREMENT SYSTEM
49
Patent #:
Issue Dt:
04/24/2007
Application #:
11066019
Filing Dt:
02/25/2005
Title:
PROCESSOR THAT MAINTAINS VIRTUAL INTERRUPT STATE AND INJECTS VIRTUAL INTERRUPTS INTO VIRTUAL MACHINE GUESTS
50
Patent #:
Issue Dt:
06/14/2011
Application #:
11066027
Filing Dt:
02/25/2005
Title:
LIMITING GUEST EXECUTION
51
Patent #:
Issue Dt:
03/27/2007
Application #:
11066738
Filing Dt:
02/28/2005
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD OF MANUFACTURING AN INTRALEVEL DECOUPLING CAPACITOR
52
Patent #:
Issue Dt:
08/26/2008
Application #:
11066752
Filing Dt:
02/25/2005
Title:
EXECUTING SYSTEM MANAGEMENT MODE CODE AS VIRTUAL MACHINE GUEST
53
Patent #:
Issue Dt:
01/30/2007
Application #:
11066762
Filing Dt:
02/28/2005
Publication #:
Pub Dt:
07/21/2005
Title:
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) GATE STACK WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRIC AND INTEGRATED DIFFUSION BARRIER
54
Patent #:
Issue Dt:
02/28/2012
Application #:
11066873
Filing Dt:
02/25/2005
Title:
VIRTUALIZATION OF REAL MODE EXECUTION
55
Patent #:
Issue Dt:
11/14/2006
Application #:
11067797
Filing Dt:
02/28/2005
Publication #:
Pub Dt:
09/07/2006
Title:
STATIC RANDOM ACCESS MEMORY UTILIZING GATED DIODE TECHNOLOGY
56
Patent #:
Issue Dt:
09/18/2007
Application #:
11070347
Filing Dt:
03/02/2005
Title:
METHOD AND APPARATUS FOR SHARING AN INPUT/OUTPUT TERMINAL BY MULTIPLE COMPENSATION CIRCUITS
57
Patent #:
Issue Dt:
08/24/2010
Application #:
11072140
Filing Dt:
03/04/2005
Title:
METHODS AND SYSTEMS FOR ANALYZING PROCESS EQUIPMENT PROCESSING VARIATIONS USING SENSOR DATA
58
Patent #:
Issue Dt:
02/27/2007
Application #:
11072312
Filing Dt:
03/07/2005
Title:
METHOD AND ARRANGEMENT FOR REDUCING SOURCE/DRAIN RESISTANCE WITH EPITAXIAL GROWTH
59
Patent #:
Issue Dt:
06/09/2009
Application #:
11072661
Filing Dt:
03/04/2005
Publication #:
Pub Dt:
07/14/2005
Title:
SOI SEMICONDUCTOR DEVICE HAVING ENHANCED, SELF-ALIGNED DIELECTRIC REGIONS IN THE BULK SILICON SUBSTRATE
60
Patent #:
Issue Dt:
05/22/2007
Application #:
11074602
Filing Dt:
03/08/2005
Title:
COMPOSITE ALIGNMENT MARK SCHEME FOR MULTI-LAYERS IN LITHOGRAPHY
61
Patent #:
Issue Dt:
04/06/2010
Application #:
11076323
Filing Dt:
03/09/2005
Title:
SYSTEM FOR ENABLING AND DISABLING CACHE AND A METHOD THEREOF
62
Patent #:
Issue Dt:
01/29/2008
Application #:
11077043
Filing Dt:
03/10/2005
Publication #:
Pub Dt:
09/14/2006
Title:
HYBRID LINEAR WIRE MODEL APPROACH TO TUNING TRANSISTOR WIDTHS OF CIRCUITS WITH RC INTERCONNECT
63
Patent #:
Issue Dt:
03/11/2008
Application #:
11077804
Filing Dt:
03/11/2005
Publication #:
Pub Dt:
09/14/2006
Title:
MATERIALS HAVING PREDEFINED MORPHOLOGIES AND METHODS OF FORMATION THEREOF
64
Patent #:
Issue Dt:
05/05/2009
Application #:
11079816
Filing Dt:
03/14/2005
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD FOR SELF-CORRECTING CACHE USING LINE DELETE, DATA LOGGING, AND FUSE REPAIR CORRECTION
65
Patent #:
Issue Dt:
08/26/2008
Application #:
11079952
Filing Dt:
03/15/2005
Publication #:
Pub Dt:
09/21/2006
Title:
ALTERING POWER CONSUMPTION IN COMMUNICATION LINKS BASED ON MEASURED NOISE
66
Patent #:
Issue Dt:
03/06/2007
Application #:
11081237
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
09/21/2006
Title:
DC ISOLATED PHASE INVERTER AND A RING HYBRID COUPLER INCLUDING THE DC ISOLATED PHASE INVERTER
67
Patent #:
Issue Dt:
07/08/2014
Application #:
11082156
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
01/05/2006
Title:
TECHNIQUE FOR FORMING A DIELECTRIC INTERLAYER ABOVE A STRUCTURE INCLUDING CLOSELY SPACED LINES
68
Patent #:
Issue Dt:
03/25/2008
Application #:
11082973
Filing Dt:
03/17/2005
Publication #:
Pub Dt:
09/21/2006
Title:
DIGITAL CIRCUIT TO MEASURE AND/OR CORRECT DUTY CYCLES
69
Patent #:
Issue Dt:
02/05/2008
Application #:
11082993
Filing Dt:
03/17/2005
Publication #:
Pub Dt:
07/28/2005
Title:
SELECTIVE SILICON-ON-INSULATOR ISOLATION STRUCTURE AND METHOD
70
Patent #:
Issue Dt:
10/07/2008
Application #:
11085791
Filing Dt:
03/21/2005
Publication #:
Pub Dt:
09/21/2006
Title:
HIGHLY SPECIALIZED SCENARIOS IN RANDOM TEST GENERATION
71
Patent #:
Issue Dt:
03/25/2008
Application #:
11086719
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
09/28/2006
Title:
SYSTEM AND METHOD FOR NOISE REDUCTION IN MULTI-LAYER CERAMIC PACKAGES
72
Patent #:
Issue Dt:
05/17/2011
Application #:
11087011
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
07/28/2005
Title:
INVERSE RESIST COATING PROCESS
73
Patent #:
Issue Dt:
03/27/2007
Application #:
11087793
Filing Dt:
03/23/2005
Title:
ALUMINUM OXIDE AS LINER OR COVER LAYER TO SPACERS IN MEMORY DEVICE
74
Patent #:
Issue Dt:
06/17/2008
Application #:
11088595
Filing Dt:
03/24/2005
Publication #:
Pub Dt:
09/28/2006
Title:
HIGH PERFORMANCE FIELD EFFECT TRANSISTORS ON SOI SUBSTRATE WITH STRESS-INDUCING MATERIAL AS BURIED INSULATOR AND METHODS
75
Patent #:
Issue Dt:
11/28/2006
Application #:
11095327
Filing Dt:
03/31/2005
Publication #:
Pub Dt:
10/12/2006
Title:
VOLTAGE DEPENDENT PARAMETER ANALYSIS
76
Patent #:
Issue Dt:
05/06/2008
Application #:
11096485
Filing Dt:
03/31/2005
Publication #:
Pub Dt:
10/05/2006
Title:
SYSTEMS AND METHODS FOR STRUCTURAL CLUSTERING OF TIME SEQUENCES
77
Patent #:
Issue Dt:
11/27/2007
Application #:
11097552
Filing Dt:
04/01/2005
Publication #:
Pub Dt:
09/01/2005
Title:
INTEGRATED CIRCUIT LOGIC WITH SELF COMPENSATING SHAPES
78
Patent #:
Issue Dt:
04/22/2008
Application #:
11098049
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
10/05/2006
Title:
ETCH PROCESS FOR CD REDUCTION OF ARC MATERIAL
79
Patent #:
Issue Dt:
06/19/2007
Application #:
11098078
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
10/05/2006
Title:
PRECISION TUNING OF A PHASE-CHANGE RESISTIVE ELEMENT
80
Patent #:
Issue Dt:
08/16/2011
Application #:
11098153
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
10/05/2006
Title:
SYSTEM FOR SPECULATIVE BRANCH PREDICTION OPTIMIZATION AND METHOD THEREOF
81
Patent #:
Issue Dt:
11/05/2013
Application #:
11098273
Filing Dt:
04/04/2005
Title:
System and method for aligning change-of-flow instructions in an instruction buffer
82
Patent #:
Issue Dt:
10/21/2008
Application #:
11098321
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
10/05/2006
Title:
SYSTEM FOR PREDICTIVE PROCESSOR COMPONENT SUSPENSION AND METHOD THEREOF
83
Patent #:
Issue Dt:
03/06/2007
Application #:
11098873
Filing Dt:
04/05/2005
Title:
DEVICE HAVING AN INTERFACE AND METHOD THEREOF
84
Patent #:
Issue Dt:
11/13/2007
Application #:
11099161
Filing Dt:
04/05/2005
Publication #:
Pub Dt:
08/11/2005
Title:
ELECTRONIC PACKAGE REPAIR PROCESS
85
Patent #:
Issue Dt:
02/19/2008
Application #:
11099761
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
01/12/2006
Title:
TECHNIQUE FOR FORMING A SUBSTRATE HAVING CRYSTALLINE SEMICONDUCTOR REGIONS OF DIFFERENT CHARACTERISTICS
86
Patent #:
Issue Dt:
04/15/2008
Application #:
11100249
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
10/20/2005
Title:
OVERLAY TARGET AND MEASUREMENT METHOD USING REFERENCE AND SUB-GRIDS
87
Patent #:
Issue Dt:
06/17/2008
Application #:
11101333
Filing Dt:
04/07/2005
Publication #:
Pub Dt:
10/12/2006
Title:
EFFICIENT PRESENTATION OF FUNCTIONAL COVERAGE RESULTS
88
Patent #:
Issue Dt:
09/23/2008
Application #:
11102292
Filing Dt:
04/08/2005
Publication #:
Pub Dt:
10/12/2006
Title:
INTEGRATED CIRCUIT TRANSFORMER DEVICES FOR ON-CHIP MILLIMETER-WAVE APPLICATIONS
89
Patent #:
Issue Dt:
04/29/2008
Application #:
11105615
Filing Dt:
04/14/2005
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD AND SYSTEM FOR PARAMETRIC REDUCTION OF SEQUENTIAL DESIGNS
90
Patent #:
Issue Dt:
03/25/2008
Application #:
11105616
Filing Dt:
04/14/2005
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD AND SYSTEM FOR REVERSING THE EFFECTS OF SEQUENTIAL REPARAMETERIZATION ON TRACES
91
Patent #:
Issue Dt:
08/26/2008
Application #:
11105814
Filing Dt:
04/13/2005
Title:
A SYSTEM FOR CONTROLLING POWER TO SEQUENTIAL AND COMBINATORIAL LOGIC CIRCUITRY IN AN INTEGRATED CIRCUIT
92
Patent #:
Issue Dt:
03/01/2011
Application #:
11105849
Filing Dt:
04/14/2005
Publication #:
Pub Dt:
11/24/2005
Title:
NON-VOLATILE RESISTANCE SWITCHING MEMORY
93
Patent #:
Issue Dt:
12/22/2009
Application #:
11106774
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
06/01/2006
Title:
EVENT LIST SPECIFICATION BASED RADIO INTERFACE CONTROL
94
Patent #:
Issue Dt:
05/29/2007
Application #:
11106887
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
MIM CAPACITOR AND METHOD OF FABRICATING SAME
95
Patent #:
Issue Dt:
06/07/2011
Application #:
11106913
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
HIGH-DENSITY LOW-POWER DATA RETENTION POWER GATING WITH DOUBLE-GATE DEVICES
96
Patent #:
Issue Dt:
10/20/2009
Application #:
11107611
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
HYBRID CRYSTAL ORIENTATION CMOS STRUCTURE FOR ADAPTIVE WELL BIASING AND FOR POWER AND PERFORMANCE ENHANCEMENT
97
Patent #:
Issue Dt:
09/25/2007
Application #:
11108012
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
HYBRID BULK-SOI 6T-SRAM CELL FOR IMPROVED CELL STABILITY AND PERFORMANCE
98
Patent #:
Issue Dt:
08/17/2010
Application #:
11110165
Filing Dt:
04/20/2005
Title:
ORDERED POROSITY TO DIRECT MEMORY ELEMENT FORMATION
99
Patent #:
Issue Dt:
02/20/2007
Application #:
11111409
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
08/25/2005
Title:
BIASED, TRIPLE-WELL FULLY DEPLETED SOI STRUCTURE
100
Patent #:
Issue Dt:
12/04/2007
Application #:
11111454
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
10/26/2006
Title:
ALIGNMENT INSENSITIVE D-CACHE CELL
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 02:40 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT