|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11330539
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ENHANCED SENSING IN A HIERARCHICAL MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
11330659
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
PHOTORESIST COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11330823
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
METHOD TO IMPROVE REQUIREMENTS, DESIGN MANUFACTURING, AND TRANSPORTATION IN MASS MANUFACTURING INDUSTRIES THROUGH ANALYSIS OF DEFECT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11330834
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
BILAYERED METAL HARDMASKS FOR USE IN DUAL DAMASCENE ETCH SCHEMES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11330922
|
Filing Dt:
|
01/12/2006
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
ENHANCED THERMO-OXIDATIVE STABILITY THERMAL INTERFACE COMPOSITIONS AND USE THEREOF IN MICROELECTRONICS ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11332564
|
Filing Dt:
|
01/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
STRAINED SEMICONDUCTOR-ON-INSULATOR (SSOI) BY A SIMOX METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11333074
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM SEMICONDUCTOR-ON-PORES (SOP) FOR HIGH DEVICE PERFORMANCE AND LOW MANUFACTURING COST
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11333109
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
CORNER CLIPPING FOR FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11333997
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
UTILIZING SIDEWALL SPACER FEATURES TO FORM MAGNETIC TUNNEL JUNCTIONS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11334170
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
AREA-EFFICIENT GATED DIODE STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11334220
|
Filing Dt:
|
01/18/2006
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING CELL-BASED TIMING ELEMENTS FROM A TRANSISTOR-LEVEL DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11334647
|
Filing Dt:
|
01/18/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
EIGHT TRANSISTOR SRAM CELL WITH IMPROVED STABILITY REQUIRING ONLY ONE WORD LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11335329
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
NON-PLANARIZED, SELF-ALIGNED, NON-VOLATILE PHASE-CHANGE MEMORY ARRAY AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11336082
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR PROGRAMMABLE FUSE REPAIR TO SUPPORT DYNAMIC RELOCATE AND IMPROVED CACHE TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11336727
|
Filing Dt:
|
01/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
INTRODUCTION OF METAL IMPURITY TO CHANGE WORKFUNCTION OF CONDUCTIVE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11337045
|
Filing Dt:
|
01/19/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
BOUNDARY SCAN APPARATUS AND INTERCONNECT TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11337411
|
Filing Dt:
|
01/23/2006
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
TECHNIQUES FOR PATTERNING FEATURES IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11338033
|
Filing Dt:
|
01/24/2006
|
Title:
|
THERMALLY CONDUCTIVE INTEGRATED CIRCUIT MOUNTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11338402
|
Filing Dt:
|
01/24/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
MICROELECTRONIC DEVICE WITH MIXED DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11340477
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR ENHANCED VERIFICATION BY CLOSELY COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A STRUCTURAL SATISFIABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11340534
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING UTILIZATION OF TRACES FOR INCREMENTAL REFINEMENT IN COUPLING A STRUCTURAL OVERAPPROXIMATION ALGORITHM AND A SATISFIABILITY SOLVER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11340934
|
Filing Dt:
|
01/26/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR PACKAGING INTEGRATED CIRCUIT CHIPS WITH ANTENNAS FORMED FROM PACKAGE LEAD WIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11341701
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANUFACTURING DATA INDEXING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11343565
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PREDICTING THE PERFORMANCE BENEFITS OF MAPPING SUBSETS OF APPLICATION DATA TO MULTIPLE PAGE SIZES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11345159
|
Filing Dt:
|
01/31/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
RECEIVER AND INTEGRATED AM-FM/IQ DEMODULATORS FOR GIGABIT-RATE DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11345812
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11345847
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD, SYSTEM AND PROGRAM PRODUCT FOR SPECIFYING A CONFIGURATION FOR A DIGITAL SYSTEM UTILIZING DIAL BIASING WEIGHTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11345883
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
METHOD OF OPTIMIZING SERVO CONTROLLER POWER IN TWO-DIMENSIONAL FLEXURE MEMS STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11345955
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD FOR PRODUCING FIELD EFFECT DEVICE THAT INCLUDES EPITAXIALLY GROWING SIGE SOURCE/DRAIN REGIONS LATERALLY FROM A SILICON BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11346662
|
Filing Dt:
|
02/03/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
SELECTIVE INCORPORATION OF CHARGE FOR TRANSISTOR CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11348136
|
Filing Dt:
|
02/06/2006
|
Title:
|
METHOD AND APPARATUS FOR CROSSTALK REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11348907
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
TRADING PROPENSITY-BASED CLUSTERING OF CIRCUIT ELEMENTS IN A CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11349233
|
Filing Dt:
|
02/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
DOPED NITRIDE FILM, DOPED OXIDE FILM AND OTHER DOPED FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11351184
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
DOUBLE SILICON-ON-INSULATOR (SOI) METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11351578
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
APPARATUS FOR CHARACTERIZATION OF PHOTORESIST RESOLUTION, AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11353419
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
NONVOLATILE MEMORY CELL COMPRISING A CHALCOGENIDE AND A TRANSITION METAL OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11353516
|
Filing Dt:
|
02/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
PROGRAMMABLE CAPACITORS AND METHODS OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11355726
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
STRUCTURE FOR COUPLING PROBES OF PROBE DEVICE TO CORRESPONDING ELECTRICAL CONTACTS ON PRODUCT SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11356267
|
Filing Dt:
|
02/16/2006
|
Title:
|
DETERMINING SCHEDULING PRIORITY USING QUEUE TIME OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2008
|
Application #:
|
11356627
|
Filing Dt:
|
02/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR READ/WRITE CONTROL AND BIT SELECTION WITH FALSE READ SUPPRESSION IN AN SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11358501
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD OF OBTAINING ENHANCED LOCALIZED THERMAL INTERFACE REGIONS BY PARTICLE STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11358622
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
METHOD, SYSTEM, AND PROGRAM PRODUCT FOR COMPUTING A YIELD GRADIENT FROM STATISTICAL TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11358774
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR FORMING DEFORMED REGIONS IN A RESIN LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11358823
|
Filing Dt:
|
02/21/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF FORMING NOBLE METAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11359229
|
Filing Dt:
|
02/22/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD FOR USING PARTITIONED MASKS TO BUILD A CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11360907
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR ANALYZING COMPUTER SYSTEM PERFORMANCE AND PROPOSING HARDWARE COMPONENT UPGRADES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11361207
|
Filing Dt:
|
02/24/2006
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
SEMICONDUCTOR ON INSULATOR SUBSTRATE AND DEVICES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11362612
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
INDEPENDENT-GATE CONTROLLED ASYMMETRICAL MEMORY CELL AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11362613
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
BACK-GATE CONTROLLED ASYMMETRICAL MEMORY CELL AND MEMORY USING THE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11362680
|
Filing Dt:
|
02/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
STRUCTURE AND PROGRAMMING OF LASER FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11362773
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
MOBILITY ENHANCED CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11363748
|
Filing Dt:
|
02/28/2006
|
Title:
|
DETERMINING METROLOGY SAMPLING DECISIONS BASED ON FABRICATION SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11365366
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
LAND GRID ARRAY (LGA) INTERPOSER UTILIZING METAL-ON-ELASTOMER HEMI-TORUS AND OTHER MULTIPLE POINTS OF CONTACT GEOMETRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11368785
|
Filing Dt:
|
03/06/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
ASYMMETRIC CONTROL OF HIGH-SPEED BIDIRECTIONAL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11368792
|
Filing Dt:
|
03/06/2006
|
Title:
|
SYSTEM FOR PHASE TRACKING AND EQUALIZATION ACROSS A BYTE GROUP FOR ASYMMETRIC CONTROL OF HIGH-SPEED BIDIRECTIONAL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11369409
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
STRUCTURE TO USE AN ETCH RESISTANT LINER ON TRANSISTOR GATE STRUCTURE TO ACHIEVE HIGH DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11369476
|
Filing Dt:
|
03/07/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
CHEMICAL PLANARIZATION PERFORMANCE FOR COPPER/LOW-K INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11370538
|
Filing Dt:
|
03/08/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
DESIGN STAGE MITIGATION OF INTERCONNECT VARIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11372140
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
METAL CARBIDE GATE STRUCTURE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11372380
|
Filing Dt:
|
03/09/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE PI-SHAPED FUSE STRUCTURES AND METHODS OF FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11373127
|
Filing Dt:
|
03/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF FORMING A NONVOLATILE MEMORY DEVICE USING SEMICONDUCTOR NANOPARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11374777
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
INTERCONNECTING (MAPPING) A TWO-DIMENSIONAL OPTOELECTRONIC (OE) DEVICE ARRAY TO A ONE-DIMENSIONAL WAVEGUIDE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11374939
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH BURIED ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11375477
|
Filing Dt:
|
03/14/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR EFFICIENT CELL FAILURE RATE ESTIMATION IN CELL ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11376199
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
METAL CAPPED COPPER INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11377432
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR DESIGNING AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11377957
|
Filing Dt:
|
03/16/2006
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
PRINTING A MASK WITH MAXIMUM POSSIBLE PROCESS WINDOW THROUGH ADJUSTMENT OF THE SOURCE DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11378020
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
TOUCHING MICROLENS STRUCTURE FOR A PIXEL SENSOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11378492
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
LAYOUT AND PROCESS TO CONTACT SUB-LITHOGRAPHIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11378536
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
FAST METHOD TO MODEL PHOTORESIST IMAGES USING FOCUS BLUR AND RESIST BLUR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11378786
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
NFET AND PFET DEVICES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11379581
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
FINFET/TRIGATE STRESS-MEMORIZATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11379605
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A VERTICAL DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11379634
|
Filing Dt:
|
04/21/2006
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
PATTERNING SUB-LITHOGRAPHIC FEATURES WITH VARIABLE WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11379864
|
Filing Dt:
|
04/24/2006
|
Title:
|
ERROR DETECTION IN A COMMUNICATION LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11380058
|
Filing Dt:
|
04/25/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
SYSTEM DC ANALYSIS METHODOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11380240
|
Filing Dt:
|
04/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
EARLY HIGH SPEED SERIALIZER-DESERIALIZER (HSS)INTERNAL RECEIVE (RX) INTERFACE FOR DATA SAMPLING CLOCK SIGNALS ON PARALLEL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11380515
|
Filing Dt:
|
04/27/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MONITORING SYSTEM FOR DETECTING AND CHARACTERIZING CLASSES OF LEAKAGE IN CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11380688
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
HIGH PERFORMANCE STRESS-ENHANCE MOSFET AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11380689
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
HIGH PERFORMANCE STRESS-ENHANCE MOSFET AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11380692
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
HIGH PERFORMANCE 3D FET STRUCTURES, AND METHODS FOR FORMING THE SAME USING PREFERENTIAL CRYSTALLOGRAPHIC ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11380693
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
A TRENCH CAPACITOR AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11380736
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MONITORING IONIZING RADIATION IN SILICON-ON INSULATOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11380763
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
CONTAINMENT OF A WAFER-CHUCK THERMAL INTERFACE FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11380799
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPLEMENTING OXIDE LEAKAGE BASED VOLTAGE DIVIDER NETWORK FOR INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11381089
|
Filing Dt:
|
05/01/2006
|
Title:
|
LGA FIXTURE FOR INDIUM ASSEMBLY PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11381219
|
Filing Dt:
|
05/02/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
METHODS OF FORMING CONTACT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11381239
|
Filing Dt:
|
05/02/2006
|
Title:
|
METHODS OF DETERMINING CHARACTERISTICS OF DOPED REGIONS ON DEVICE WAFERS, AND SYSTEM FOR ACCOMPLISHING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11381373
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
OPTIMIZING THERMAL PERFORMANCE USING THERMAL FLOW ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11381391
|
Filing Dt:
|
05/03/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
SELECTION OF PROCESSOR CORES FOR OPTIMAL THERMAL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11382135
|
Filing Dt:
|
05/08/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
TECHNIQUE FOR EFFICIENTLY PATTERNING AN UNDERBUMP METALLIZATION LAYER USING A DRY ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11382544
|
Filing Dt:
|
05/10/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR CREATION OF A METAL INSULATOR METAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11382720
|
Filing Dt:
|
07/06/2006
|
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11383005
|
Filing Dt:
|
05/12/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR ESTIMATING A STATE OF AN UNINITIALIZED ADVANCED PROCESS CONTROLLER BY USING SEGREGATED CONTROLLER DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11383295
|
Filing Dt:
|
05/15/2006
|
Title:
|
DIODE WITH ASYMMETRIC SILICON GERMANIUM ANODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11383353
|
Filing Dt:
|
05/15/2006
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
Title:
|
METHOD AND SYSTEM FOR EVALUATING TIMING IN AN INTEGATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11383544
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
BUFFER INSERTION TO REDUCE WIRELENGTH IN VLSI CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11383563
|
Filing Dt:
|
05/16/2006
|
Title:
|
DUAL WIRED INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11383586
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
DOUBLE-SIDED INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11383595
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
DUAL-SIDED CHIP ATTACHED MODULES
|
|