|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11744234
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
CARBON NANOTUBE DIODES AND ELECTROSTATIC DISCHARGE CIRCUITS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11744288
|
Filing Dt:
|
05/04/2007
|
Title:
|
METHOD FOR IMPLEMENTING DOMINO SRAM LEAKAGE CURRENT REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11744980
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
SYSTEM FOR AND METHOD OF VERIFYING IC AUTHENTICITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11745688
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
DETERMINING DIE TEST PROTOCOLS BASED ON PROCESS HEALTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11745811
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
SWITCH ARRAY CIRCUIT AND SYSTEM USING PROGRAMMABLE VIA STRUCTURES WITH PHASE CHANGE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11745970
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR PERFORMING STREAMING OF ENCODED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11746106
|
Filing Dt:
|
05/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR FORMING A STRAINED TRANSISTOR BY STRESS MEMORIZATION BASED ON A STRESSED IMPLANTATION MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11746320
|
Filing Dt:
|
05/09/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR RANDOMIZING WAFERS IN A COMPLEX PROCESS LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11746684
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
USING CRACK ARRESTOR FOR INHIBITING DAMAGE FROM DICING AND CHIP PACKAGING INTERACTION FAILURES IN BACK END OF LINE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11746759
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
RESIDUE FREE PATTERNED LAYER FORMATION METHOD APPLICABLE TO CMOS STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11746976
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
CLOSED-LOOP MODELING OF GATE LEAKAGE FOR FAST SIMULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11747342
|
Filing Dt:
|
05/11/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
CIRCUIT STRUCTURES AND METHODS WITH BEOL LAYER(S) CONFIGURED TO BLOCK ELECTROMAGNETIC INTERFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11747887
|
Filing Dt:
|
05/11/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
RAID 3 + 3
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11748560
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
IN SITU MONITORING OF WAFER CHARGE DISTRIBUTION IN PLASMA PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11748575
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
SYSTEM FOR SEARCH AND ANALYSIS OF SYSTEMATIC DEFECTS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
11748576
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
MULTIPLE-GATE DEVICE WITH FLOATING BACK GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11748579
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
MEMORY DEVICE AND METHOD OF MANUFACTURING THE DEVICE BY SIMULTANEOUSLY CONDITIONING TRANSITION METAL OXIDE LAYERS IN A PLURALITY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11748736
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
SYSTEM AND METHODS OF BALANCING SCAN CHAINS AND INSERTING THE BALANCED-LENGTH SCAN CHAINS INTO HIERARCHICALLY DESIGNED INTEGRATED CIRCUITS.
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
11749295
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR RUN-TIME STATISTICS DEPENDENT PROGRAM EXECUTION USING SOURCE-CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
11749384
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD OF MANUFACTURE OF DAMASCENE RETICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11750266
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
TECHNIQUE FOR PREFETCHING DATA BASED ON A STRIDE PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11750267
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
TECHNIQUES FOR INTEGRATED CIRCUIT CLOCK MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11750284
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
TECHNIQUES FOR INTEGRATED CIRCUIT CLOCK MANAGEMENT USING PULSE SKIPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11750322
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
TECHNIQUES FOR DATA CENTER COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11750356
|
Filing Dt:
|
05/18/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD OF USE FOR PHOTOPATTERNABLE DIELECTRIC MATERIALS FOR BEOL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11750443
|
Filing Dt:
|
05/18/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
SYNCHRONIZATION DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
11750559
|
Filing Dt:
|
05/18/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
VACUUM EXTRUSION METHOD OF MANUFACTURING A THERMAL PASTE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11750868
|
Filing Dt:
|
05/18/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR MONITORING ENERGY CONSUMPTION OF AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11751105
|
Filing Dt:
|
05/21/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
SILICON-ON-INSULATOR STRUCTURES FOR THROUGH VIA IN SILICON CARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11751788
|
Filing Dt:
|
05/22/2007
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
MANUFACTURABLE COWP METAL CAP PROCESS FOR COPPER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11753644
|
Filing Dt:
|
05/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR POWER DOMAIN OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11753862
|
Filing Dt:
|
05/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
HALO-FIRST ULTRA-THIN SOI FET FOR SUPERIOR SHORT CHANNEL CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
11753874
|
Filing Dt:
|
05/25/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
COMMON CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11754627
|
Filing Dt:
|
05/29/2007
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
STRUCTURES AND METHODS FOR MAKING STRAINED MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
11755019
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
THERMAL PASTE CONTAINMENT FOR SEMICONDUCTOR MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11755201
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
COMMON CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11755245
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
METHOD AND TEST STRUCTURE FOR ESTIMATING FOCUS SETTINGS IN A LITHOGRAPHY PROCESS BASED ON CD MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
11755356
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ADAPTIVE SIGNAL SAMPLING AND SAMPLE QUANTIZATION FOR RESOURCE-CONSTRAINED STREAM PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11755502
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
VERTICAL PARALLEL PLATE CAPACITOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
11755811
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
OPTIMIZATION PROCESS AND SYSTEM FOR A HETEROGENEOUS AD HOC NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11755930
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
MOS STRUCTURES WITH REMOTE CONTACTS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11756078
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
THERMAL DISSIPATION STRUCTURES FOR FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11756678
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
HYBRID OUTPUT DRIVER FOR HIGH-SPEED COMMUNICATIONS INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11756710
|
Filing Dt:
|
06/01/2007
|
Title:
|
PREVENTATIVE MAINTENANCE SCHEDULING INCORPORATING FACILITY AND LOOP OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11756993
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
ESTIMATING YIELD FLUCTUATION FOR BACK-END PLANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11757162
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
APPARATUS AND METHOD FOR DISTINGUISHING SINGLE BIT ERRORS IN MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11757472
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
SOI FET WITH SOURCE-SIDE BODY DOPING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11757575
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE HAVING A PROTECTION LAYER AT THE SUBSTRATE BACK SIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
11758457
|
Filing Dt:
|
06/05/2007
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
SELF ORIENTING MICRO PLATES OF THERMALLY CONDUCTING MATERIAL AS COMPONENT IN THERMAL PASTE OR ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11759396
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
OUT OF BAND SIGNALING ENHANCEMENT FOR HIGH SPEED SERIAL DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11759426
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR A CONFIGURABLE LOW POWER HIGH FAN-IN MULTIPLEXER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11760030
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR USING CARBON BASED STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11760288
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
STRUCTURE AND METHOD FOR PERFORMANCE IMPROVEMENT IN VERTICAL BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11760477
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION FILL BY LIQUID PHASE DEPOSITION OF SIO2
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11760575
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
CHANGING CHIP FUNCTION BASED ON FUSE STATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11760856
|
Filing Dt:
|
06/11/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
LOW VOLTAGE HEAD ROOM DETECTION FOR RELIABLE START-UP OF SELF-BIASED ANALOG CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11761043
|
Filing Dt:
|
06/11/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
USE OF A SYMMETRIC RESISTIVE MEMORY MATERIAL AS A DIODE TO DRIVE SYMMETRIC OR ASYMMETRIC RESISTIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11761438
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
FIN DEVICE WITH CAPACITOR INTEGRATED UNDER GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11761568
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
PARTIALLY DEPLETED SOI FIELD EFFECT TRANSISTOR HAVING A METALLIZED SOURCE SIDE HALO REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11761610
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR CALIBRATING INTERNAL PULSES IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11762130
|
Filing Dt:
|
06/13/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR COUPLED NOISE TIMING VIOLATION AVOIDANCE IN DETAILED ROUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11762229
|
Filing Dt:
|
06/13/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMPONENT ASSOCIATION INFERENCE, FAILURE DIAGNOSIS AND MISCONFIGURATION DETECTION BASED ON HISTORICAL FAILURE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11762376
|
Filing Dt:
|
06/13/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
STRUCTURE AND METHOD OF INTEGRATING COMPOUND AND ELEMENTAL SEMICONDUCTORS FOR HIGH-PERFORMANCE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
11762811
|
Filing Dt:
|
06/14/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
VERTICAL CURRENT CONTROLLED SILICON ON INSULATOR (SOI) DEVICE SUCH AS A SILICON CONTROLLED RECTIFIER AND METHOD OF FORMING VERTICAL SOI CURRENT CONTROLLED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11763135
|
Filing Dt:
|
06/14/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
RELIABLE BEOL INTEGRATION PROCESS WITH DIRECT CMP OF POROUS SICOH DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11763499
|
Filing Dt:
|
06/15/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
PIN GRID ARRAY ZERO INSERTION FORCE CONNECTORS CONFIGURABLE FOR SUPPORTING LARGE PIN COUNTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11763669
|
Filing Dt:
|
06/15/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
SELF-REFERENCED MATCH-LINE SENSE AMPLIFIER FOR CONTENT ADDRESSABLE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11763687
|
Filing Dt:
|
06/15/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
VOLTAGE CONTROLLED STATIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
11763781
|
Filing Dt:
|
06/15/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SYSTEM AND METHOD TO IMPROVE CHIP YIELD, RELIABILITY AND PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11764678
|
Filing Dt:
|
06/18/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A PHASE CHANGE MEMORY DEVICE WITH PILLAR BOTTOM ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11764817
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DEVICE, SYSTEM AND METHOD OF GENERATING A HARDWARE-VERIFICATION TEST CASE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11764876
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR RATELESS SOURCE CODING WITH/WITHOUT DECODER SIDE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
11764948
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR INCORPORATING AT LEAST ONE STRUCTURE FOR IMPARTING TEMPERATURE-DEPENDENT STRAIN ON THE CHANNEL REGION AND ASSOCIATED METHOD OF FORMING THE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11765055
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DIRECT EDGE CONNECTION FOR MULTI-CHIP INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
11765396
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
PROCEDURE SUMMARIES FOR POINTER ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11765485
|
Filing Dt:
|
06/20/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
BODY POTENTIAL IMAGER CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11765931
|
Filing Dt:
|
06/20/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR DEVICES WITH SELF-ALIGNED SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11766261
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METAL CAP WITH ULTRA-LOW K DIELECTRIC MATERIAL FOR CIRCUIT INTERCONNECT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11766268
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
ROBUST CABLE CONNECTIVITY TEST RECEIVER FOR HIGH-SPEED DATA RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11766533
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR CHIP COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11766869
|
Filing Dt:
|
06/22/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD AND STRUCTURE FOR A PULL TEST FOR CONTROLLED COLLAPSE CHIP CONNECTIONS AND BALL LIMITING METALLURGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
11767545
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
SYSTEM AND METHOD TO PROTECT COMPUTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11767616
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DEEP TRENCH CAPACITOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11767627
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR WITH A HYPERABRUPT JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
11767796
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
SEGREGATING WAFER CARRIER TYPES IN SEMICONDUCTOR STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11767850
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
THERMAL ENERGY REMOVAL STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11768266
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHOD OF DOPING FIELD-EFFECT-TRANSISTORS (FETS) WITH REDUCED STRESS/STRAIN RELAXATION AND RESULTING FET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11768417
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
IMMEDIATE AND DISPLACEMENT EXTRACTION AND DECODE MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11769064
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
SELF HEATING MONITOR FOR SIGE AND SOI CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11769128
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
TRANSMITTER BANDWIDTH OPTIMIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11770303
|
Filing Dt:
|
06/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
SELECTABLE DEVICE OPTIONS FOR CHARACTERIZING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11770908
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHODS OF FORMING ALTERNATING REGIONS OF SI AND SIGE OR SIGEC ON A BURIED OXIDE LAYER ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11771033
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
PHASE CHANGE MATERIAL BASED TEMPERATURE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
11771252
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
GENERATING CUSTOMIZED MARKETING MESSAGES FOR A CUSTOMER USING DYNAMIC CUSTOMER BEHAVIOR DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11771457
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH VERTICAL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11771501
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY WITH TAPERED HEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11771854
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
POLYMERIC MATERIAL, METHOD OF FORMING THE POLYMERIC MATERIAL, AND METHOD OF FORMING A THIN FILM USING THE POLYMERIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
11772310
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
MULTIPLE LINE WIDTH ELECTROMIGRATION TEST STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11772347
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
MULTI-BIT ERROR CORRECTION SCHEME IN MULTI-LEVEL MEMORY STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11772356
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
MULTI-BIT ERROR CORRECTION SCHEME IN MULTI-LEVEL MEMORY STORAGE SYSTEM
|
|