USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	054636/0001			Pages:	911
		Recorded:	11/20/2020
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 14520
Page 45 of 146
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146

Patent #:	7823002	Issue Dt:	10/26/2010	Application #:	11772418	Filing Dt:	07/02/2007
Publication #:	US20070283185	Pub Dt:	12/06/2007
Title:	DIGITAL RELIABILITY MONITOR HAVING AUTONOMIC REPAIR AND NOTIFICATION CAPABILITY

Patent #:	7675466	Issue Dt:	03/09/2010	Application #:	11772464	Filing Dt:	07/02/2007
Publication #:	US20090009399	Pub Dt:	01/08/2009
Title:	ANTENNA ARRAY FEED LINE STRUCTURES FOR MILLIMETER WAVE APPLICATIONS

Patent #:	7788065	Issue Dt:	08/31/2010	Application #:	11772503	Filing Dt:	07/02/2007
Publication #:	US20090012737	Pub Dt:	01/08/2009
Title:	METHOD AND APPARATUS FOR CORRELATING TEST EQUIPMENT HEALTH AND TEST RESULTS

Patent #:	7474574	Issue Dt:	01/06/2009	Application #:	11772592	Filing Dt:	07/02/2007
Publication #:	US20090010077	Pub Dt:	01/08/2009
Title:	SHIFT REGISTER LATCH WITH EMBEDDED DYNAMIC RANDOM ACCESS MEMORY SCAN ONLY CELL

Patent #:	7671442	Issue Dt:	03/02/2010	Application #:	11772899	Filing Dt:	07/03/2007
Publication #:	US20070252282	Pub Dt:	11/01/2007
Title:	AIR-GAP INSULATED INTERCONNECTIONS

Patent #:	7979732	Issue Dt:	07/12/2011	Application #:	11772908	Filing Dt:	07/03/2007
Publication #:	US20090013206	Pub Dt:	01/08/2009
Title:	EFFICIENT UTILIZATION OF A MULTI-SOURCE NETWORK OF CONTROL LOGIC TO ACHIEVE TIMING CLOSURE IN A CLOCKED LOGIC CIRCUIT

Patent #:	7485520	Issue Dt:	02/03/2009	Application #:	11773607	Filing Dt:	07/05/2007
Publication #:	US20090008705	Pub Dt:	01/08/2009
Title:	BODY-CONTACTED FINFET

Patent #:	8101512	Issue Dt:	01/24/2012	Application #:	11773631	Filing Dt:	07/05/2007
Publication #:	US20080026552	Pub Dt:	01/31/2008
Title:	METHOD OF ENHANCING LITHOGRAPHY CAPABILITIES DURING GATE FORMATION IN SEMICONDUCTORS HAVING A PRONOUNCED SURFACE TOPOGRAPHY

Patent #:	7816747	Issue Dt:	10/19/2010	Application #:	11774087	Filing Dt:	07/06/2007
Publication #:	US20080251870	Pub Dt:	10/16/2008
Title:	DETECTOR FOR DETECTING ELECTROMAGNETIC WAVES

Patent #:	7979724	Issue Dt:	07/12/2011	Application #:	11774245	Filing Dt:	07/06/2007
Publication #:	US20070255970	Pub Dt:	11/01/2007
Title:	SYSTEM AND METHOD FOR DYNAMICALLY MANAGING POWER CONSUMPTION OF INTEGRATED CIRCUITRY

Patent #:	7645650	Issue Dt:	01/12/2010	Application #:	11774663	Filing Dt:	07/09/2007
Publication #:	US20070254438	Pub Dt:	11/01/2007
Title:	DOUBLE GATED TRANSISTOR AND METHOD OF FABRICATION

Patent #:	7381627	Issue Dt:	06/03/2008	Application #:	11774853	Filing Dt:	07/09/2007
Publication #:	US20070267698	Pub Dt:	11/22/2007
Title:	DUAL WIRED INTEGRATED CIRCUIT CHIPS

Patent #:	7833893	Issue Dt:	11/16/2010	Application #:	11775257	Filing Dt:	07/10/2007
Publication #:	US20090017616	Pub Dt:	01/15/2009
Title:	METHOD FOR FORMING CONDUCTIVE STRUCTURES

Patent #:	7818542	Issue Dt:	10/19/2010	Application #:	11775451	Filing Dt:	07/10/2007
Publication #:	US20090019263	Pub Dt:	01/15/2009
Title:	METHOD AND APPARATUS FOR LENGTH DECODING VARIABLE LENGTH INSTRUCTIONS

Patent #:	7818543	Issue Dt:	10/19/2010	Application #:	11775456	Filing Dt:	07/10/2007
Publication #:	US20090019257	Pub Dt:	01/15/2009
Title:	METHOD AND APPARATUS FOR LENGTH DECODING AND IDENTIFYING BOUNDARIES OF VARIABLE LENGTH INSTRUCTIONS

Patent #:	7895028	Issue Dt:	02/22/2011	Application #:	11775531	Filing Dt:	07/10/2007
Publication #:	US20090016129	Pub Dt:	01/15/2009
Title:	DESIGN STRUCTURE FOR INCREASING FUSE PROGRAMMING YIELD

Patent #:	7521760	Issue Dt:	04/21/2009	Application #:	11775607	Filing Dt:	07/10/2007
Publication #:	US20070257314	Pub Dt:	11/08/2007
Title:	INTEGRATED CIRCUIT CHIP WITH FETS HAVING MIXED BODY THICKNESSES AND METHOD OF MANUFACTURE THEREOF

Patent #:	8159030	Issue Dt:	04/17/2012	Application #:	11775619	Filing Dt:	07/10/2007
Publication #:	US20080012018	Pub Dt:	01/17/2008
Title:	STRAINED MOS DEVICE AND METHODS FOR ITS FABRICATION

Patent #:	7737501	Issue Dt:	06/15/2010	Application #:	11776118	Filing Dt:	07/11/2007
Publication #:	US20090014798	Pub Dt:	01/15/2009
Title:	FINFET SRAM WITH ASYMMETRIC GATE AND METHOD OF MANUFACTURE THEREOF

Patent #:	7638428	Issue Dt:	12/29/2009	Application #:	11776155	Filing Dt:	07/11/2007
Publication #:	US20080128912	Pub Dt:	06/05/2008
Title:	SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME

Patent #:	7476578	Issue Dt:	01/13/2009	Application #:	11776710	Filing Dt:	07/12/2007
Publication #:	US20090017584	Pub Dt:	01/15/2009
Title:	PROCESS FOR FINFET SPACER FORMATION

Patent #:	7855104	Issue Dt:	12/21/2010	Application #:	11776738	Filing Dt:	07/12/2007
Publication #:	US20070259490	Pub Dt:	11/08/2007
Title:	STRUCTURE AND METHOD FOR LATCHUP SUPPRESSION

Patent #:	8020073	Issue Dt:	09/13/2011	Application #:	11776810	Filing Dt:	07/12/2007
Publication #:	US20090019341	Pub Dt:	01/15/2009
Title:	DYNAMIC MEMORY ARCHITECTURE EMPLOYING PASSIVE EXPIRATION OF DATA

Patent #:	7895421	Issue Dt:	02/22/2011	Application #:	11776986	Filing Dt:	07/12/2007
Publication #:	US20090019317	Pub Dt:	01/15/2009
Title:	MECHANISM FOR USING PERFORMANCE COUNTERS TO IDENTIFY REASONS AND DELAY TIMES FOR INSTRUCTIONS THAT ARE STALLED DURING RETIREMENT

Patent #:	7548822	Issue Dt:	06/16/2009	Application #:	11777329	Filing Dt:	07/13/2007
Publication #:	US20090018787	Pub Dt:	01/15/2009
Title:	APPARATUS AND METHOD FOR DETERMINING THE SLEW RATE OF A SIGNAL PRODUCED BY AN INTEGRATED CIRCUIT

Patent #:	7882890	Issue Dt:	02/08/2011	Application #:	11777837	Filing Dt:	07/13/2007
Publication #:	US20090014155	Pub Dt:	01/15/2009
Title:	THERMALLY PUMPED LIQUID/GAS HEAT EXCHANGER FOR COOLING HEAT-GENERATING DEVICES

Patent #:	7911001	Issue Dt:	03/22/2011	Application #:	11778045	Filing Dt:	07/15/2007
Publication #:	US20090014808	Pub Dt:	01/15/2009
Title:	METHODS FOR FORMING SELF-ALIGNED DUAL STRESS LINERS FOR CMOS SEMICONDUCTOR DEVICES

Patent #:	7915670	Issue Dt:	03/29/2011	Application #:	11778185	Filing Dt:	07/16/2007
Publication #:	US20090020806	Pub Dt:	01/22/2009
Title:	ASYMMETRIC FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD

Patent #:	7732859	Issue Dt:	06/08/2010	Application #:	11778209	Filing Dt:	07/16/2007
Publication #:	US20090020764	Pub Dt:	01/22/2009
Title:	GRAPHENE-BASED TRANSISTOR

Patent #:	7692254	Issue Dt:	04/06/2010	Application #:	11778217	Filing Dt:	07/16/2007
Publication #:	US20090020819	Pub Dt:	01/22/2009
Title:	FIN-TYPE FIELD EFFECT TRANSISTOR STRUCTURE WITH MERGED SOURCE/DRAIN SILICIDE AND METHOD OF FORMING THE STRUCTURE

Patent #:	8709887	Issue Dt:	04/29/2014	Application #:	11778238	Filing Dt:	07/16/2007
Publication #:	US20080014692	Pub Dt:	01/17/2008
Title:	METHOD FOR FABRICATING A NITRIDED SILICON-OXIDE GATE DIELECTRIC

Patent #:	7562281	Issue Dt:	07/14/2009	Application #:	11778641	Filing Dt:	07/16/2007
Publication #:	US20080016416	Pub Dt:	01/17/2008
Title:	AUTONOMIC PARITY EXCHANGE

Patent #:	7718529	Issue Dt:	05/18/2010	Application #:	11778852	Filing Dt:	07/17/2007
Publication #:	US20090023298	Pub Dt:	01/22/2009
Title:	INVERSE SELF-ALIGNED SPACER LITHOGRAPHY

Patent #:	7811923	Issue Dt:	10/12/2010	Application #:	11778876	Filing Dt:	07/17/2007
Publication #:	US20090023284	Pub Dt:	01/22/2009
Title:	INTEGRATED WAFER PROCESSING SYSTEM FOR INTEGRATION OF PATTERNABLE DIELECTRIC MATERIALS

Patent #:	8652913	Issue Dt:	02/18/2014	Application #:	11778930	Filing Dt:	07/17/2007
Publication #:	US20080182371	Pub Dt:	07/31/2008
Title:	METHOD FOR FORMING SILICON/GERMANIUM CONTAINING DRAIN/SOURCE REGIONS IN TRANSISTORS WITH REDUCED SILICON/GERMANIUM LOSS

Patent #:	8055925	Issue Dt:	11/08/2011	Application #:	11779432	Filing Dt:	07/18/2007
Publication #:	US20090024862	Pub Dt:	01/22/2009
Title:	STRUCTURE AND METHOD TO OPTIMIZE COMPUTATIONAL EFFICIENCY IN LOW-POWER ENVIRONMENTS

Patent #:	7930485	Issue Dt:	04/19/2011	Application #:	11780283	Filing Dt:	07/19/2007
Publication #:	US20090024835	Pub Dt:	01/22/2009
Title:	SPECULATIVE MEMORY PREFETCH

Patent #:	7906390	Issue Dt:	03/15/2011	Application #:	11780519	Filing Dt:	07/20/2007
Publication #:	US20090020827	Pub Dt:	01/22/2009
Title:	THIN GATE ELECTRODE CMOS DEVICES AND METHODS OF FABRICATING SAME

Patent #:	8016482	Issue Dt:	09/13/2011	Application #:	11780530	Filing Dt:	07/20/2007
Publication #:	US20090022203	Pub Dt:	01/22/2009
Title:	METHOD AND SYSTEMS OF POWERING ON INTEGRATED CIRCUIT

Patent #:	7818696	Issue Dt:	10/19/2010	Application #:	11780712	Filing Dt:	07/20/2007
Publication #:	US20080027664	Pub Dt:	01/31/2008
Title:	ARCHITECTURAL LEVEL THROUGHPUT BASED POWER MODELING METHODOLOGY AND APPARATUS FOR PERVASIVELY CLOCK-GATED PROCESSOR CORES

Patent #:	8036860	Issue Dt:	10/11/2011	Application #:	11781363	Filing Dt:	07/23/2007
Publication #:	US20090031305	Pub Dt:	01/29/2009
Title:	MODELING HOMOGENEOUS PARALLELISM

Patent #:	7399665	Issue Dt:	07/15/2008	Application #:	11781370	Filing Dt:	07/23/2007
Publication #:	US20070262345	Pub Dt:	11/15/2007
Title:	ELECTROSTATIC DISCHARGE PROTECTION DEVICE AND METHOD OF FABRICATING SAME

Patent #:	9640666	Issue Dt:	05/02/2017	Application #:	11781664	Filing Dt:	07/23/2007
Publication #:	US20090026545	Pub Dt:	01/29/2009
Title:	INTEGRATED CIRCUIT EMPLOYING VARIABLE THICKNESS FILM

Patent #:	8037034	Issue Dt:	10/11/2011	Application #:	11781833	Filing Dt:	07/23/2007
Publication #:	US20070285958	Pub Dt:	12/13/2007
Title:	METHODS OF CREATING A DICTIONARY FOR DATA COMPRESSION

Patent #:	7645641	Issue Dt:	01/12/2010	Application #:	11781854	Filing Dt:	07/23/2007
Publication #:	US20090027860	Pub Dt:	01/29/2009
Title:	COOLING DEVICE WITH A PREFORMED COMPLIANT INTERFACE

Patent #:	7751267	Issue Dt:	07/06/2010	Application #:	11782071	Filing Dt:	07/24/2007
Publication #:	US20090027983	Pub Dt:	01/29/2009
Title:	HALF-SELECT COMPLIANT MEMORY CELL PRECHARGE CIRCUIT

Patent #:	7859044	Issue Dt:	12/28/2010	Application #:	11782079	Filing Dt:	07/24/2007
Publication #:	US20090026523	Pub Dt:	01/29/2009
Title:	PARTIALLY GATED FINFET WITH GATE DIELECTRIC ON ONLY ONE SIDEWALL

Patent #:	7705352	Issue Dt:	04/27/2010	Application #:	11782734	Filing Dt:	07/25/2007
Publication #:	US20080157075	Pub Dt:	07/03/2008
Title:	TEST STRUCTURE FOR ESTIMATING ELECTROMIGRATION EFFECTS WITH INCREASED ROBUSTNESS WITH RESPECT TO BARRIER DEFECTS IN VIAS

Patent #:	7480170	Issue Dt:	01/20/2009	Application #:	11782808	Filing Dt:	07/25/2007
Publication #:	US20090027946	Pub Dt:	01/29/2009
Title:	METHOD AND APPARATUS FOR IMPLEMENTING ENHANCED SRAM READ PERFORMANCE SORT RING OSCILLATOR (PSRO)

Patent #:	7818592	Issue Dt:	10/19/2010	Application #:	11788215	Filing Dt:	04/18/2007
Publication #:	US20080263373	Pub Dt:	10/23/2008
Title:	TOKEN BASED POWER CONTROL MECHANISM

Patent #:	7906426	Issue Dt:	03/15/2011	Application #:	11788969	Filing Dt:	04/23/2007
Publication #:	US20080258308	Pub Dt:	10/23/2008
Title:	METHOD OF CONTROLLED LOW-K VIA ETCH FOR CU INTERCONNECTIONS

Patent #:	9093481	Issue Dt:	07/28/2015	Application #:	11789157	Filing Dt:	04/23/2007
Publication #:	US20080257383	Pub Dt:	10/23/2008
Title:	Method for semiconductor wafer fabrication utilizing a cleaning substrate

Patent #:	8373148	Issue Dt:	02/12/2013	Application #:	11796073	Filing Dt:	04/26/2007
Publication #:	US20080265240	Pub Dt:	10/30/2008
Title:	MEMORY DEVICE WITH IMPROVED PERFORMANCE

Patent #:	7387925	Issue Dt:	06/17/2008	Application #:	11799261	Filing Dt:	04/10/2007
Publication #:	US20070218621	Pub Dt:	09/20/2007
Title:	INTEGRATION OF STRAINED GE INTO ADVANCED CMOS TECHNOLOGY

Patent #:	8592312	Issue Dt:	11/26/2013	Application #:	11811418	Filing Dt:	06/07/2007
Publication #:	US20080305617	Pub Dt:	12/11/2008
Title:	METHOD FOR DEPOSITING A CONDUCTIVE CAPPING LAYER ON METAL LINES

Patent #:	7865789	Issue Dt:	01/04/2011	Application #:	11819748	Filing Dt:	06/28/2007
Publication #:	US20080215945	Pub Dt:	09/04/2008
Title:	SYSTEM AND METHOD FOR SYSTEM-ON-CHIP INTERCONNECT VERIFICATION

Patent #:	7348252	Issue Dt:	03/25/2008	Application #:	11820713	Filing Dt:	06/19/2007
Publication #:	US20070249144	Pub Dt:	10/25/2007
Title:	METHOD OF FORMING SILICON-ON-INSULATOR WAFER HAVING REENTRANT SHAPE DIELECTRIC TRENCHES

Patent #:	8678271	Issue Dt:	03/25/2014	Application #:	11823056	Filing Dt:	06/26/2007
Publication #:	US20090001138	Pub Dt:	01/01/2009
Title:	Method for preventing void formation in a solder joint

Patent #:	7882309	Issue Dt:	02/01/2011	Application #:	11828382	Filing Dt:	07/26/2007
Publication #:	US20090031088	Pub Dt:	01/29/2009
Title:	METHOD AND APPARATUS FOR HANDLING EXCESS DATA DURING MEMORY ACCESS

Patent #:	7854202	Issue Dt:	12/21/2010	Application #:	11828657	Filing Dt:	07/26/2007
Publication #:	US20090025598	Pub Dt:	01/29/2009
Title:	OVERHEAD TRANSPORT SERVICE VEHICLE AND METHOD

Patent #:	7761690	Issue Dt:	07/20/2010	Application #:	11828705	Filing Dt:	07/26/2007
Publication #:	US20090031111	Pub Dt:	01/29/2009
Title:	METHOD, APPARATUS AND COMPUTER PROGRAM PRODUCT FOR DYNAMICALLY SELECTING COMPILED INSTRUCTIONS

Patent #:	7930592	Issue Dt:	04/19/2011	Application #:	11829187	Filing Dt:	07/27/2007
Publication #:	US20080022149	Pub Dt:	01/24/2008
Title:	ENABLING MEMORY REDUNDANCY DURING TESTING

Patent #:	8173532	Issue Dt:	05/08/2012	Application #:	11830090	Filing Dt:	07/30/2007
Publication #:	US20090032886	Pub Dt:	02/05/2009
Title:	SEMICONDUCTOR TRANSISTORS HAVING REDUCED DISTANCES BETWEEN GATE ELECTRODE REGIONS

Patent #:	7607061	Issue Dt:	10/20/2009	Application #:	11830116	Filing Dt:	07/30/2007
Publication #:	US20090037788	Pub Dt:	02/05/2009
Title:	SHRINK TEST MODE TO IDENTIFY NTH ORDER SPEED PATHS

Patent #:	7496251	Issue Dt:	02/24/2009	Application #:	11830200	Filing Dt:	07/30/2007
Publication #:	US20080019633	Pub Dt:	01/24/2008
Title:	APPARATUS AND METHODS FOR INTEGRALLY PACKAGING OPTOELECTRONIC DEVICES, IC CHIPS AND OPTICAL TRANSMISSION LINES

Patent #:	7928419	Issue Dt:	04/19/2011	Application #:	11830213	Filing Dt:	07/30/2007
Publication #:	US20080314739	Pub Dt:	12/25/2008
Title:	ELECTROLYTIC DEVICE BASED ON A SOLUTION-PROCESSED ELECTROLYTE

Patent #:	7459981	Issue Dt:	12/02/2008	Application #:	11830221	Filing Dt:	07/30/2007
Publication #:	US20080030280	Pub Dt:	02/07/2008
Title:	CIRCUITS AND METHODS FOR IMPLEMENTING TRANSFORMER-COUPLED AMPLIFIERS AT MILLIMETER WAVE FREQUENCIES

Patent #:	8378469	Issue Dt:	02/19/2013	Application #:	11830239	Filing Dt:	07/30/2007
Publication #:	US20130016023	Pub Dt:	01/17/2013
Title:	APPARATUS AND METHODS FOR PACKAGING ANTENNAS WITH INTEGRATED CIRCUIT CHIPS FOR MILLIMETER WAVE APPLICATIONS

Patent #:	8110465	Issue Dt:	02/07/2012	Application #:	11830316	Filing Dt:	07/30/2007
Publication #:	US20090032889	Pub Dt:	02/05/2009
Title:	FIELD EFFECT TRANSISTOR HAVING AN ASYMMETRIC GATE ELECTRODE

Patent #:	7619276	Issue Dt:	11/17/2009	Application #:	11830328	Filing Dt:	07/30/2007
Publication #:	US20090032859	Pub Dt:	02/05/2009
Title:	FINFET FLASH MEMORY DEVICE WITH AN EXTENDED FLOATING BACK GATE

Patent #:	7751924	Issue Dt:	07/06/2010	Application #:	11830349	Filing Dt:	07/30/2007
Publication #:	US20090037016	Pub Dt:	02/05/2009
Title:	C4NP SERVO CONTROLLED SOLDER FILL HEAD

Patent #:	7423303	Issue Dt:	09/09/2008	Application #:	11830464	Filing Dt:	07/30/2007
Publication #:	US20070262361	Pub Dt:	11/15/2007
Title:	STRAINED SILICON DIRECTLY-ON-INSULATOR SUBSTRATE WITH HYBRID CRYSTALLINE ORIENTATION AND DIFFERENT STRESS LEVELS

Patent #:	7425483	Issue Dt:	09/16/2008	Application #:	11830489	Filing Dt:	07/30/2007
Publication #:	US20070269945	Pub Dt:	11/22/2007
Title:	STRUCTURE AND METHOD OF FABRICATING A HYBRID SUBSTRATE FOR HIGH-PERFORMANCE HYBRID-ORIENTATION SILICON-ON-INSULATOR CMOS DEVICES

Patent #:	7537985	Issue Dt:	05/26/2009	Application #:	11830872	Filing Dt:	07/31/2007
Publication #:	US20070269950	Pub Dt:	11/22/2007
Title:	DOUBLE GATE ISOLATION

Patent #:	7960036	Issue Dt:	06/14/2011	Application #:	11831005	Filing Dt:	07/31/2007
Publication #:	US20090035588	Pub Dt:	02/05/2009
Title:	SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING SAME

Patent #:	7923202	Issue Dt:	04/12/2011	Application #:	11831099	Filing Dt:	07/31/2007
Publication #:	US20090035708	Pub Dt:	02/05/2009
Title:	LAYER PATTERNING USING DOUBLE EXPOSURE PROCESSES IN A SINGLE PHOTORESIST LAYER

Patent #:	8032897	Issue Dt:	10/04/2011	Application #:	11831119	Filing Dt:	07/31/2007
Publication #:	US20090037936	Pub Dt:	02/05/2009
Title:	PLACING VIRTUAL MACHINE MONITOR (VMM) CODE IN GUEST CONTEXT TO SPEED MEMORY MAPPED INPUT/OUTPUT VIRTUALIZATION

Patent #:	8110496	Issue Dt:	02/07/2012	Application #:	11831137	Filing Dt:	07/31/2007
Publication #:	US20080020198	Pub Dt:	01/24/2008
Title:	METHOD FOR PERFORMING CHEMICAL SHRINK PROCESS OVER BARC (BOTTOM ANTI-REFLECTIVE COATING)

Patent #:	7994639	Issue Dt:	08/09/2011	Application #:	11831138	Filing Dt:	07/31/2007
Publication #:	US20090032978	Pub Dt:	02/05/2009
Title:	MICROELECTRONIC STRUCTURE INCLUDING DUAL DAMASCENE STRUCTURE AND HIGH CONTRAST ALIGNMENT MARK

Patent #:	7566653	Issue Dt:	07/28/2009	Application #:	11831149	Filing Dt:	07/31/2007
Publication #:	US20090035954	Pub Dt:	02/05/2009
Title:	INTERCONNECT STRUCTURE WITH GRAIN GROWTH PROMOTION LAYER AND METHOD FOR FORMING THE SAME

Patent #:	7701037	Issue Dt:	04/20/2010	Application #:	11831208	Filing Dt:	07/31/2007
Publication #:	US20090032904	Pub Dt:	02/05/2009
Title:	ORIENTATION-INDEPENDENT MULTI-LAYER BEOL CAPACITOR

Patent #:	7913034	Issue Dt:	03/22/2011	Application #:	11832220	Filing Dt:	08/01/2007
Publication #:	US20070294471	Pub Dt:	12/20/2007
Title:	DRAM ACCESS COMMAND QUEUING

Patent #:	7917870	Issue Dt:	03/29/2011	Application #:	11832453	Filing Dt:	08/01/2007
Publication #:	US20080022233	Pub Dt:	01/24/2008
Title:	ENHANCING A POWER DISTRIBUTION SYSTEM IN A CERAMIC INTEGRATED CIRCUIT PACKAGE

Patent #:	7902069	Issue Dt:	03/08/2011	Application #:	11833112	Filing Dt:	08/02/2007
Publication #:	US20090032951	Pub Dt:	02/05/2009
Title:	SMALL AREA, ROBUST SILICON VIA STRUCTURE AND PROCESS

Patent #:	7729161	Issue Dt:	06/01/2010	Application #:	11833143	Filing Dt:	08/02/2007
Publication #:	US20090034323	Pub Dt:	02/05/2009
Title:	PHASE CHANGE MEMORY WITH DUAL WORD LINES AND SOURCE LINES AND METHOD OF OPERATING SAME

Patent #:	8276038	Issue Dt:	09/25/2012	Application #:	11833274	Filing Dt:	08/03/2007
Publication #:	US20080055125	Pub Dt:	03/06/2008
Title:	DATA STORAGE SYSTEMS

Patent #:	8465657	Issue Dt:	06/18/2013	Application #:	11833283	Filing Dt:	08/03/2007
Publication #:	US20070267386	Pub Dt:	11/22/2007
Title:	POST CHEMICAL MECHANICAL POLISHING ETCH FOR IMPROVED TIME DEPENDENT DIELECTRIC BREAKDOWN RELIABILITY

Patent #:	7969770	Issue Dt:	06/28/2011	Application #:	11833321	Filing Dt:	08/03/2007
Publication #:	US20090033358	Pub Dt:	02/05/2009
Title:	PROGRAMMABLE VIA DEVICES IN BACK END OF LINE LEVEL

Patent #:	7659534	Issue Dt:	02/09/2010	Application #:	11833354	Filing Dt:	08/03/2007
Publication #:	US20090033360	Pub Dt:	02/05/2009
Title:	PROGRAMMABLE VIA DEVICES WITH AIR GAP ISOLATION

Patent #:	7932552	Issue Dt:	04/26/2011	Application #:	11833538	Filing Dt:	08/03/2007
Publication #:	US20090033395	Pub Dt:	02/05/2009
Title:	MULTIPLE SOURCE-SINGLE DRAIN FIELD EFFECT SEMICONDUCTOR DEVICE AND CIRCUIT

Patent #:	7941772	Issue Dt:	05/10/2011	Application #:	11834110	Filing Dt:	08/06/2007
Publication #:	US20090044054	Pub Dt:	02/12/2009
Title:	DYNAMIC CRITICAL PATH DETECTOR FOR DIGITAL LOGIC CIRCUIT PATHS

Patent #:	7749812	Issue Dt:	07/06/2010	Application #:	11834552	Filing Dt:	08/06/2007
Publication #:	US20090039499	Pub Dt:	02/12/2009
Title:	HEAT SINK WITH THERMALLY COMPLIANT BEAMS

Patent #:	8735243	Issue Dt:	05/27/2014	Application #:	11834641	Filing Dt:	08/06/2007
Publication #:	US20090039447	Pub Dt:	02/12/2009
Title:	FET DEVICE WITH STABILIZED THRESHOLD MODIFYING MATERIAL

Patent #:	7854547	Issue Dt:	12/21/2010	Application #:	11834752	Filing Dt:	08/07/2007
Publication #:	US20090041079	Pub Dt:	02/12/2009
Title:	BIDIRECTIONAL AND EXPANDABLE HEAT FLOW MEASUREMENT TOOL FOR UNITS OF AIR COOLED ELECTRICAL EQUIPMENT

Patent #:	7816762	Issue Dt:	10/19/2010	Application #:	11834956	Filing Dt:	08/07/2007
Publication #:	US20090039467	Pub Dt:	02/12/2009
Title:	ON-CHIP DECOUPLING CAPACITOR STRUCTURES

Patent #:	7968929	Issue Dt:	06/28/2011	Application #:	11834961	Filing Dt:	08/07/2007
Publication #:	US20090039465	Pub Dt:	02/12/2009
Title:	ON-CHIP DECOUPLING CAPACITOR STRUCTURES

Patent #:	7993498	Issue Dt:	08/09/2011	Application #:	11834971	Filing Dt:	08/07/2007
Publication #:	US20090038960	Pub Dt:	02/12/2009
Title:	APPARATUS AND METHOD OF ELECTROLYTIC REMOVAL OF METALS FROM A WAFER SURFACE

Patent #:	7829266	Issue Dt:	11/09/2010	Application #:	11834979	Filing Dt:	08/07/2007
Publication #:	US20090040483	Pub Dt:	02/12/2009
Title:	MULTIPLE EXPOSURE TECHNIQUE USING OPC TO CORRECT DISTORTION

Patent #:	7635856	Issue Dt:	12/22/2009	Application #:	11835167	Filing Dt:	08/07/2007
Publication #:	US20080017899	Pub Dt:	01/24/2008
Title:	VERTICAL NANOTUBE FIELD EFFECT TRANSISTOR

100

Patent #:	7800152	Issue Dt:	09/21/2010	Application #:	11835182	Filing Dt:	08/07/2007
Publication #:	US20080048233	Pub Dt:	02/28/2008
Title:	METHODS FOR MANUFACTURING A FINFET USING A CONVENTIONAL WAFER AND APPARATUS MANUFACTURED THEREFROM

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES INC.

PO BOX 309, UGLAND HOUSE

MAPLES CORPORATE SERVICES LIMITED

GRAND CAYMAN, CAYMAN ISLANDS KY1-1104

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 05:14 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6