skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054636/0001   Pages: 911
Recorded: 11/20/2020
Attorney Dkt #:37188/13
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
02/02/2010
Application #:
12261981
Filing Dt:
10/30/2008
Publication #:
Pub Dt:
02/12/2009
Title:
STORAGE DEVICE ENCLOSURE
2
Patent #:
Issue Dt:
08/31/2010
Application #:
12262297
Filing Dt:
10/31/2008
Publication #:
Pub Dt:
05/07/2009
Title:
MODULATION CODING AND DECODING
3
Patent #:
Issue Dt:
08/31/2010
Application #:
12262345
Filing Dt:
10/31/2008
Publication #:
Pub Dt:
05/07/2009
Title:
MODULATION CODING AND DECODING
4
Patent #:
Issue Dt:
07/19/2011
Application #:
12263217
Filing Dt:
10/31/2008
Publication #:
Pub Dt:
05/06/2010
Title:
METHOD AND APPARATUS FOR PROACTIVE ALERT GENERATION VIA EQUIVALENT MACHINE CONFIGURATION DETERMINATION FROM PROBLEM HISTORY DATA
5
Patent #:
Issue Dt:
01/03/2012
Application #:
12264583
Filing Dt:
11/04/2008
Publication #:
Pub Dt:
03/05/2009
Title:
METHOD FOR DIFFUSION BASED CELL PLACEMENT MIGRATION
6
Patent #:
Issue Dt:
02/07/2012
Application #:
12264619
Filing Dt:
11/04/2008
Publication #:
Pub Dt:
03/05/2009
Title:
SYSTEM AND COMPUTER PROGRAM PRODUCT FOR DIFFUSION BASED CELL PLACEMENT MIGRATION
7
Patent #:
Issue Dt:
08/09/2011
Application #:
12265137
Filing Dt:
11/05/2008
Publication #:
Pub Dt:
03/12/2009
Title:
MULTI NODAL COMPUTER SYSTEM AND METHOD FOR HANDLING CHECK STOPS IN THE MULTI NODAL COMPUTER SYSTEM
8
Patent #:
Issue Dt:
07/31/2012
Application #:
12266329
Filing Dt:
11/06/2008
Publication #:
Pub Dt:
05/06/2010
Title:
A METHOD FOR MANUFACTURING AN ELECTRONIC DEVICE
9
Patent #:
Issue Dt:
02/21/2012
Application #:
12267598
Filing Dt:
11/09/2008
Publication #:
Pub Dt:
05/13/2010
Title:
SYSTEM AND METHOD FOR THREE-DIMENSIONAL VARIATIONAL CAPACITANCE CALCULATION
10
Patent #:
Issue Dt:
02/22/2011
Application #:
12267762
Filing Dt:
11/10/2008
Publication #:
Pub Dt:
03/12/2009
Title:
HYBRID EVENT PREDICTION AND SYSTEM CONTROL
11
Patent #:
Issue Dt:
07/17/2012
Application #:
12267820
Filing Dt:
11/10/2008
Publication #:
Pub Dt:
05/13/2010
Title:
METHOD AND APPARATUS FOR DESIGNING A DEVICE FOR ELECTRO-OPTICAL MODULATION OF LIGHT INCIDENT UPON THE DEVICE
12
Patent #:
Issue Dt:
06/05/2012
Application #:
12268531
Filing Dt:
11/11/2008
Publication #:
Pub Dt:
05/13/2010
Title:
METHOD AND APPARATUS FOR REGULATING POWER CONSUMPTION
13
Patent #:
Issue Dt:
07/23/2013
Application #:
12268541
Filing Dt:
11/11/2008
Publication #:
Pub Dt:
05/07/2009
Title:
ELECTRICAL FUSE AND METHOD OF MAKING
14
Patent #:
Issue Dt:
01/11/2011
Application #:
12268549
Filing Dt:
11/11/2008
Publication #:
Pub Dt:
04/16/2009
Title:
ELECTRICAL FUSE AND METHOD OF MAKING
15
Patent #:
Issue Dt:
07/14/2009
Application #:
12268562
Filing Dt:
11/11/2008
Title:
METHOD OF POSITIONING PATTERNS FROM BLOCK COPOLYMER SELF-ASSEMBLY
16
Patent #:
Issue Dt:
06/19/2012
Application #:
12268583
Filing Dt:
11/11/2008
Publication #:
Pub Dt:
02/26/2009
Title:
MICROCONTROLLER FOR LOGIC BUILT-IN SELF TEST (LBIST)
17
Patent #:
Issue Dt:
01/11/2011
Application #:
12269073
Filing Dt:
11/12/2008
Publication #:
Pub Dt:
05/13/2010
Title:
OPTIMIZED DEVICE ISOLATION
18
Patent #:
Issue Dt:
07/26/2011
Application #:
12269082
Filing Dt:
11/12/2008
Publication #:
Pub Dt:
05/07/2009
Title:
CERAMIC SUBSTRATE GRID STRUCTURE FOR THE CREATION OF VIRTUAL COAX ARRANGEMENT
19
Patent #:
Issue Dt:
04/26/2011
Application #:
12269240
Filing Dt:
11/12/2008
Publication #:
Pub Dt:
05/13/2010
Title:
INJECTION MOLDED SOLDER METHOD FOR FORMING SOLDER BUMPS ON SUBSTRATES
20
Patent #:
Issue Dt:
04/12/2011
Application #:
12271162
Filing Dt:
11/14/2008
Publication #:
Pub Dt:
10/01/2009
Title:
INCREASING STRESS TRANSFER EFFICIENCY IN A TRANSISTOR BY REDUCING SPACER WIDTH DURING THE DRAIN/SOURCE IMPLANTATION SEQUENCE
21
Patent #:
Issue Dt:
09/13/2011
Application #:
12271213
Filing Dt:
11/14/2008
Publication #:
Pub Dt:
05/20/2010
Title:
INTELLIGENT MEMORY BUFFER
22
Patent #:
Issue Dt:
02/08/2011
Application #:
12271588
Filing Dt:
11/14/2008
Publication #:
Pub Dt:
05/21/2009
Title:
DRIVING VALUES TO DC ADJUSTED/UNTIMED NETS TO IDENTIFY TIMING PROBLEMS
23
Patent #:
Issue Dt:
03/08/2011
Application #:
12271942
Filing Dt:
11/17/2008
Publication #:
Pub Dt:
03/12/2009
Title:
INTEGRATED BEOL THIN FILM RESISTOR
24
Patent #:
Issue Dt:
09/25/2012
Application #:
12272129
Filing Dt:
11/17/2008
Publication #:
Pub Dt:
05/20/2010
Title:
METHOD TO PREVENT SURFACE DECOMPOSITION OF III-V COMPOUND SEMICONDUCTORS
25
Patent #:
Issue Dt:
01/08/2013
Application #:
12272951
Filing Dt:
11/18/2008
Publication #:
Pub Dt:
07/23/2009
Title:
EXECUTE-ONLY MEMORY AND MECHANISM ENABLING EXECUTION FROM EXECUTE-ONLY MEMORY FOR MINIVISOR
26
Patent #:
Issue Dt:
01/17/2012
Application #:
12272955
Filing Dt:
11/18/2008
Publication #:
Pub Dt:
07/23/2009
Title:
MINIVISOR ENTRY POINT IN VIRTUAL MACHINE MONITOR ADDRESS SPACE
27
Patent #:
Issue Dt:
10/19/2010
Application #:
12273894
Filing Dt:
11/19/2008
Publication #:
Pub Dt:
03/19/2009
Title:
MICROELECTRONIC STRUCTURE BY SELECTIVE DEPOSITION
28
Patent #:
Issue Dt:
03/20/2012
Application #:
12273908
Filing Dt:
11/19/2008
Publication #:
Pub Dt:
03/19/2009
Title:
MICROELECTRONIC STRUCTURE BY SELECTIVE DEPOSITION
29
Patent #:
Issue Dt:
07/23/2013
Application #:
12274758
Filing Dt:
11/20/2008
Publication #:
Pub Dt:
06/25/2009
Title:
FIELD EFFECT DEVICE WITH REDUCED THICKNESS GATE
30
Patent #:
Issue Dt:
05/31/2011
Application #:
12275248
Filing Dt:
11/21/2008
Publication #:
Pub Dt:
05/28/2009
Title:
IMPLEMENTING ENHANCED WIRING CAPABILITY FOR ELECTRONIC LAMINATE PACKAGES
31
Patent #:
Issue Dt:
09/28/2010
Application #:
12275521
Filing Dt:
11/21/2008
Publication #:
Pub Dt:
05/27/2010
Title:
INTERNAL CHARGE TRANSFER FOR CIRCUITS
32
Patent #:
Issue Dt:
01/01/2013
Application #:
12275563
Filing Dt:
11/21/2008
Publication #:
Pub Dt:
04/23/2009
Title:
METHOD OF PRODUCING A LAND GRID ARRAY (LGA) INTERPOSER STRUCTURE
33
Patent #:
Issue Dt:
03/22/2011
Application #:
12276905
Filing Dt:
11/24/2008
Publication #:
Pub Dt:
03/19/2009
Title:
PHASE-CHANGE MEMORY CELL AND METHOD OF FABRICATING THE PHASE-CHANGE MEMORY CELL
34
Patent #:
Issue Dt:
12/04/2012
Application #:
12286874
Filing Dt:
10/02/2008
Publication #:
Pub Dt:
04/08/2010
Title:
DIELECTRIC MESH ISOLATED PHASE CHANGE STRUCTURE FOR PHASE CHANGE MEMORY
35
Patent #:
Issue Dt:
04/19/2011
Application #:
12317310
Filing Dt:
12/22/2008
Publication #:
Pub Dt:
07/16/2009
Title:
PROTECTION AGAINST CHARGING DAMAGE IN HYBRID ORIENTATION TRANSISTORS
36
Patent #:
Issue Dt:
04/12/2011
Application #:
12317691
Filing Dt:
12/26/2008
Publication #:
Pub Dt:
04/30/2009
Title:
METHOD OF FABRICATING A PORTABLE COMPUTER APPARATUS WITH THERMAL ENHANCEMENTS AND MULTIPLE POWER MODES OF OPERATION
37
Patent #:
Issue Dt:
05/10/2011
Application #:
12324151
Filing Dt:
11/26/2008
Publication #:
Pub Dt:
05/27/2010
Title:
SEMICONDUCTOR NANOWIRE ELECTROMAGNETIC RADIATION SENSOR
38
Patent #:
Issue Dt:
05/01/2012
Application #:
12324170
Filing Dt:
11/26/2008
Publication #:
Pub Dt:
05/27/2010
Title:
IN-SITU DESIGN METHOD AND SYSTEM FOR IMPROVED MEMORY YIELD
39
Patent #:
Issue Dt:
01/10/2012
Application #:
12324212
Filing Dt:
11/26/2008
Publication #:
Pub Dt:
06/04/2009
Title:
TRANSACTION BASED VERIFICATION OF A SYSTEM ON CHIP ON SYSTEM LEVEL BY TRANSLATING TRANSACTIONS INTO MACHINE CODE
40
Patent #:
Issue Dt:
10/18/2011
Application #:
12324219
Filing Dt:
11/26/2008
Publication #:
Pub Dt:
05/27/2010
Title:
SEMICONDUCTOR NANOWIRES CHARGE SENSOR
41
Patent #:
Issue Dt:
10/26/2010
Application #:
12325195
Filing Dt:
11/29/2008
Publication #:
Pub Dt:
06/04/2009
Title:
PHOTO DETECTOR
42
Patent #:
Issue Dt:
03/13/2012
Application #:
12325774
Filing Dt:
12/01/2008
Publication #:
Pub Dt:
04/30/2009
Title:
APPARATUS AND COMPUTER PROGRAM PRODUCT FOR SEMICONDUCTOR YIELD ESTIMATION
43
Patent #:
Issue Dt:
10/26/2010
Application #:
12326143
Filing Dt:
12/02/2008
Publication #:
Pub Dt:
03/26/2009
Title:
EDRAM HIERARCHICAL DIFFERENTIAL SENSE AMP
44
Patent #:
Issue Dt:
11/30/2010
Application #:
12328358
Filing Dt:
12/04/2008
Publication #:
Pub Dt:
03/26/2009
Title:
METHOD AND STRUCTURE FOR IMPROVING DEVICE PERFORMANCE VARIATION IN DUAL STRESS LINER TECHNOLOGY
45
Patent #:
Issue Dt:
06/14/2011
Application #:
12329236
Filing Dt:
12/05/2008
Publication #:
Pub Dt:
06/10/2010
Title:
METHOD AND APPARATUS FOR DECOMPRESSION OF BLOCK COMPRESSED DATA
46
Patent #:
Issue Dt:
06/14/2011
Application #:
12329868
Filing Dt:
12/08/2008
Publication #:
Pub Dt:
06/10/2010
Title:
PREDICTING WAFER FAILURE USING LEARNED PROBABILITY
47
Patent #:
Issue Dt:
06/11/2013
Application #:
12330012
Filing Dt:
12/08/2008
Publication #:
Pub Dt:
06/10/2010
Title:
MEMORY DEVICE AND METHOD THEREOF
48
Patent #:
Issue Dt:
07/27/2010
Application #:
12330292
Filing Dt:
12/08/2008
Publication #:
Pub Dt:
05/06/2010
Title:
METHODS FOR PROTECTING GATE STACKS DURING FABRICATION OF SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICES FABRICATED FROM SUCH METHODS
49
Patent #:
Issue Dt:
07/12/2011
Application #:
12330296
Filing Dt:
12/08/2008
Publication #:
Pub Dt:
06/10/2010
Title:
METHODS FOR FABRICATING STRESSED MOS DEVICES
50
Patent #:
Issue Dt:
10/09/2012
Application #:
12330664
Filing Dt:
12/09/2008
Publication #:
Pub Dt:
06/10/2010
Title:
FAST ROUTING OF CUSTOM MACROS
51
Patent #:
Issue Dt:
02/14/2012
Application #:
12330890
Filing Dt:
12/09/2008
Publication #:
Pub Dt:
07/02/2009
Title:
IMPLEMENTING A SERIALIZATION CONSTRUCT WITHIN AN ENVIRONMENT OF PARALLEL DATA FLOW GRAPHS
52
Patent #:
Issue Dt:
02/07/2012
Application #:
12333744
Filing Dt:
12/12/2008
Publication #:
Pub Dt:
09/17/2009
Title:
ENHANCED CONTROL OF CPU PARKING AND THREAD RESCHEDULING FOR MAXIMIZING THE BENEFITS OF LOW-POWER STATE
53
Patent #:
Issue Dt:
01/04/2011
Application #:
12334746
Filing Dt:
12/15/2008
Publication #:
Pub Dt:
04/09/2009
Title:
FULLY AND UNIFORMLY SILICIDED GATE STRUCTURE AND METHOD FOR FORMING SAME
54
Patent #:
Issue Dt:
01/28/2014
Application #:
12335575
Filing Dt:
12/16/2008
Publication #:
Pub Dt:
04/09/2009
Title:
STABILIZATION OF VINYL ETHER MATERIALS
55
Patent #:
Issue Dt:
05/15/2012
Application #:
12335761
Filing Dt:
12/16/2008
Publication #:
Pub Dt:
04/16/2009
Title:
BRIDGE FOR SEMICONDUCTOR INTERNAL NODE
56
Patent #:
Issue Dt:
01/04/2011
Application #:
12336904
Filing Dt:
12/17/2008
Publication #:
Pub Dt:
04/16/2009
Title:
SCANNING PROBE-BASED LITHOGRAPHY METHOD
57
Patent #:
Issue Dt:
11/08/2011
Application #:
12336922
Filing Dt:
12/17/2008
Publication #:
Pub Dt:
06/04/2009
Title:
METHOD FOR USING A TOPCOAT COMPOSITION
58
Patent #:
Issue Dt:
01/03/2012
Application #:
12337004
Filing Dt:
12/17/2008
Publication #:
Pub Dt:
05/28/2009
Title:
TOPCOAT COMPOSITION
59
Patent #:
Issue Dt:
05/29/2012
Application #:
12337061
Filing Dt:
12/17/2008
Publication #:
Pub Dt:
06/11/2009
Title:
IDENTIFYING PARASITIC DIODE(S) IN AN INTEGRATED CIRCUIT PHYSICAL DESIGN
60
Patent #:
Issue Dt:
08/09/2011
Application #:
12338092
Filing Dt:
12/18/2008
Publication #:
Pub Dt:
04/16/2009
Title:
MICROJET MODULE ASSEMBLY
61
Patent #:
Issue Dt:
11/30/2010
Application #:
12341079
Filing Dt:
12/22/2008
Publication #:
Pub Dt:
06/24/2010
Title:
IMPLEMENTING POWER SAVINGS IN HSS CLOCK-GATING CIRCUIT
62
Patent #:
Issue Dt:
10/23/2012
Application #:
12342194
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
BAND EDGE ENGINEERED VT OFFSET DEVICE
63
Patent #:
Issue Dt:
10/18/2011
Application #:
12342228
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
DESIGN STRUCTURE AND METHOD FOR AN ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECTIFIER (SCR) STRUCTURE
64
Patent #:
Issue Dt:
03/06/2012
Application #:
12342335
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
BIAS VOLTAGE GENERATION CIRCUIT FOR AN SOI RADIO FREQUENCY SWITCH
65
Patent #:
Issue Dt:
10/19/2010
Application #:
12342353
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
04/16/2009
Title:
IC LAYOUT OPTIMIZATION TO IMPROVE YIELD
66
Patent #:
Issue Dt:
10/22/2013
Application #:
12342430
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
METHOD FOR FORMING THIN FILM RESISTOR AND TERMINAL BOND PAD SIMULTANEOUSLY
67
Patent #:
Issue Dt:
09/27/2011
Application #:
12342488
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
SOI RADIO FREQUENCY SWITCH FOR REDUCING HIGH FREQUENCY HARMONICS
68
Patent #:
Issue Dt:
08/16/2011
Application #:
12342527
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
SOI RADIO FREQUENCY SWITCH WITH ENHANCED SIGNAL FIDELITY AND ELECTRICAL ISOLATION
69
Patent #:
Issue Dt:
08/30/2011
Application #:
12342609
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
06/24/2010
Title:
DEEP TRENCH VARACTORS
70
Patent #:
Issue Dt:
12/24/2013
Application #:
12342655
Filing Dt:
12/23/2008
Publication #:
Pub Dt:
04/23/2009
Title:
PROCESS FOR FABRICATION OF FINFETS
71
Patent #:
Issue Dt:
05/17/2011
Application #:
12343528
Filing Dt:
12/24/2008
Publication #:
Pub Dt:
06/24/2010
Title:
BONDED SEMICONDUCTOR SUBSTRATE INCLUDING A COOLING MECHANISM
72
Patent #:
Issue Dt:
01/17/2012
Application #:
12343686
Filing Dt:
12/24/2008
Publication #:
Pub Dt:
09/24/2009
Title:
INTEGRATED CIRCUIT CHIP DESIGN FLOW METHODOLOGY INCLUDING INSERTION OF ON-CHIP OR SCRIBE LINE WIRELESS PROCESS MONITORING AND FEEDBACK CIRCUITRY
73
Patent #:
Issue Dt:
11/17/2015
Application #:
12344052
Filing Dt:
12/24/2008
Publication #:
Pub Dt:
05/28/2009
Title:
Run-Time Characterization of On-Demand Analytical Model Accuracy
74
Patent #:
Issue Dt:
01/17/2012
Application #:
12344095
Filing Dt:
12/24/2008
Publication #:
Pub Dt:
07/09/2009
Title:
METHOD AND MANUFACTURE OF SILICON BASED PACKAGE AND DEVICES MANUFACTURED THEREBY
75
Patent #:
Issue Dt:
09/13/2011
Application #:
12344697
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
VERTICAL METAL-INSULATOR-METAL (MIM) CAPACITOR USING GATE STACK, GATE SPACER AND CONTACT VIA
76
Patent #:
Issue Dt:
12/23/2014
Application #:
12344711
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
Structures and Methods for Improving Solder Bump Connections in Semiconductor Devices
77
Patent #:
Issue Dt:
08/30/2011
Application #:
12344724
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
EXTRACTING CONSISTENT COMPACT MODEL PARAMETERS FOR RELATED DEVICES
78
Patent #:
Issue Dt:
09/06/2011
Application #:
12344725
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
RANDOM PERSONALIZATION OF CHIPS DURING FABRICATION
79
Patent #:
Issue Dt:
07/26/2011
Application #:
12344774
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
80
Patent #:
Issue Dt:
01/18/2011
Application #:
12344802
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
81
Patent #:
Issue Dt:
02/14/2012
Application #:
12344838
Filing Dt:
12/29/2008
Publication #:
Pub Dt:
07/01/2010
Title:
ELECTROMIGRATION RESISTANT VIA-TO-LINE INTERCONNECT
82
Patent #:
Issue Dt:
07/03/2012
Application #:
12347947
Filing Dt:
12/31/2008
Publication #:
Pub Dt:
07/09/2009
Title:
DESIGN STRUCTURE FOR AN APPARATUS FOR MONITORING AND CONTROLLING HEAT GENERATION IN A MULTI-CORE PROCESSOR
83
Patent #:
Issue Dt:
03/06/2012
Application #:
12348070
Filing Dt:
01/02/2009
Publication #:
Pub Dt:
04/30/2009
Title:
METHOD FOR COMPUTING THE SENSISTIVITY OF A VLSI DESIGN TO BOTH RANDOM AND SYSTEMATIC DEFECTS USING A CRITICAL AREA ANALYSIS TOOL
84
Patent #:
Issue Dt:
06/28/2011
Application #:
12348163
Filing Dt:
01/02/2009
Publication #:
Pub Dt:
07/08/2010
Title:
REFLECTIVE PHASE SHIFTER AND METHOD OF PHASE SHIFTING USING A HYBRID COUPLER WITH VERTICAL COUPLING
85
Patent #:
Issue Dt:
01/18/2011
Application #:
12348344
Filing Dt:
01/05/2009
Publication #:
Pub Dt:
05/28/2009
Title:
SEMICONDUCTOR STRUCTURE AND SYSTEM FOR FABRICATING AN INTEGRATED CIRCUIT CHIP
86
Patent #:
Issue Dt:
03/20/2012
Application #:
12348380
Filing Dt:
01/05/2009
Publication #:
Pub Dt:
04/23/2009
Title:
METHOD FOR OPTIMIZING OF PIPELINE STRUCTURE PLACEMENT
87
Patent #:
Issue Dt:
01/31/2012
Application #:
12348391
Filing Dt:
01/05/2009
Publication #:
Pub Dt:
04/30/2009
Title:
SOI CMOS CIRCUITS WITH SUBSTRATE BIAS
88
Patent #:
Issue Dt:
08/23/2011
Application #:
12348404
Filing Dt:
01/05/2009
Publication #:
Pub Dt:
05/14/2009
Title:
FIELD EFFECT TRANSISTOR
89
Patent #:
Issue Dt:
12/14/2010
Application #:
12348707
Filing Dt:
01/05/2009
Publication #:
Pub Dt:
04/30/2009
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES HAVING HIGH-Q WAFER BACK-SIDE CAPACITORS
90
Patent #:
Issue Dt:
06/23/2009
Application #:
12348779
Filing Dt:
01/05/2009
Title:
UNIDIRECTIONAL RACETRACK MEMORY DEVICE
91
Patent #:
Issue Dt:
11/09/2010
Application #:
12348934
Filing Dt:
01/06/2009
Publication #:
Pub Dt:
06/18/2009
Title:
TERMINAL PAD STRUCTURES AND METHODS OF FABRICATING SAME
92
Patent #:
Issue Dt:
04/05/2011
Application #:
12349018
Filing Dt:
01/06/2009
Publication #:
Pub Dt:
07/08/2010
Title:
METHODS OF FABRICATING P-I-N DIODES, STRUCTURES FOR P-I-N DIODES AND DESIGN STRUCTURE FOR P-I-N DIODES
93
Patent #:
Issue Dt:
03/01/2011
Application #:
12349094
Filing Dt:
01/06/2009
Publication #:
Pub Dt:
07/08/2010
Title:
OPC MODEL CALIBRATION PROCESS
94
Patent #:
Issue Dt:
09/27/2011
Application #:
12349877
Filing Dt:
01/07/2009
Publication #:
Pub Dt:
04/30/2009
Title:
EXECUTING AN OVERALL QUANTITY OF DATA PROCESSING WITHIN AN OVERALL PROCESSING PERIOD
95
Patent #:
Issue Dt:
12/27/2011
Application #:
12350250
Filing Dt:
01/08/2009
Publication #:
Pub Dt:
07/08/2010
Title:
SUBSTRATE PLANARIZATION WITH IMPRINT MATERIALS AND PROCESSES
96
Patent #:
Issue Dt:
01/17/2012
Application #:
12350251
Filing Dt:
01/08/2009
Publication #:
Pub Dt:
07/08/2010
Title:
METHODOLOGY OF PLACING PRINTING ASSIST FEATURE FOR RANDOM MASK LAYOUT
97
Patent #:
Issue Dt:
07/12/2011
Application #:
12350306
Filing Dt:
01/08/2009
Publication #:
Pub Dt:
07/08/2010
Title:
TEST AND BRING-UP OF AN ENHANCED CASCADE INTERCONNECT MEMORY SYSTEM
98
Patent #:
Issue Dt:
08/24/2010
Application #:
12350312
Filing Dt:
01/08/2009
Publication #:
Pub Dt:
06/11/2009
Title:
DESIGN STRUCTURE FOR A HIGH-SPEED LEVEL SHIFTER
99
Patent #:
Issue Dt:
03/26/2013
Application #:
12350329
Filing Dt:
01/08/2009
Publication #:
Pub Dt:
07/09/2009
Title:
LOGIC ELEMENT, AND INTEGRATED CIRCUIT OR FIELD PROGRAMMABLE GATE ARRAY
100
Patent #:
Issue Dt:
06/25/2013
Application #:
12350469
Filing Dt:
01/08/2009
Publication #:
Pub Dt:
07/09/2009
Title:
PROGRAMMABLE ELEMENT, AND MEMORY DEVICE OR LOGIC CIRCUIT
Assignor
1
Exec Dt:
11/17/2020
Assignee
1
PO BOX 309, UGLAND HOUSE
MAPLES CORPORATE SERVICES LIMITED
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BENJAMIN PETERSEN
1460 EL CAMINO REAL, 2ND FLOOR
SHEARMAN & STERLING LLP
MENLO PARK, CA 94025

Search Results as of: 05/09/2024 02:41 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT