|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12471872
|
Filing Dt:
|
05/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
DEVICE INCLUDING HIGH-K METAL GATE FINFET AND RESISTIVE STRUCTURE AND METHOD OF FORMING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12472624
|
Filing Dt:
|
05/27/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
TUNING A PROCESS CONTROLLER BASED ON A DYNAMIC SAMPLING RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12472704
|
Filing Dt:
|
05/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
DIAGNOSTIC METHOD FOR ROOT-CAUSE ANALYSIS OF FET PERFORMANCE VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12472824
|
Filing Dt:
|
05/27/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
ENHANCING STRUCTURAL INTEGRITY AND DEFINING CRITICAL DIMENSIONS OF METALLIZATION SYSTEMS OF SEMICONDUCTOR DEVICES BY USING ALD TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12472884
|
Filing Dt:
|
05/27/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A FILLED TRENCH STRUCTURE AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12473074
|
Filing Dt:
|
05/27/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH IMPROVED LOCAL MATCHING AND END RESISTANCE OF RX BASED RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12473324
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE WITH DEEP TRENCH ISOLATION REGIONS FOR ALL INTER-WELL AND INTRA-WELL ISOLATION AND WITH A SHARED CONTACT TO A JUNCTION BETWEEN ADJACENT DEVICE DIFFUSION REGIONS AND AN UNDERLYING FLOATING WELL SECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
12473409
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
IN-LINE STACKING OF TRANSISTORS FOR SOFT ERROR RATE HARDENING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12473435
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
REDUCED SOFT ERROR RATE THROUGH METAL FILL AND PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12473627
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
HIGH PERFORMANCE TAPERED VARACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12473726
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
PERFORMANCE ENHANCEMENT IN PMOS AND NMOS TRANSISTORS ON THE BASIS OF SILICON/CARBON MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12475494
|
Filing Dt:
|
05/30/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR DYNAMIC AUTOMATED HINT GENERATION FOR ENHANCED REACHABILITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12475661
|
Filing Dt:
|
06/01/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
GUARD RING STRUCTURES FOR HIGH VOLTAGE CMOS/LOW VOLTAGE CMOS TECHNOLOGY USING LDMOS (LATERAL DOUBLE-DIFFUSED METAL OXIDE SEMICONDUCTOR) DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12475989
|
Filing Dt:
|
06/01/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
SRAM BIT CELL WITH SELF-ALIGNED BIDIRECTIONAL LOCAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12475994
|
Filing Dt:
|
06/01/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND RELATED FABRICATION METHODS THAT USE COMPRESSIVE MATERIAL WITH A REPLACEMENT GATE TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12476297
|
Filing Dt:
|
06/02/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
WEAR REDUCTION METHODS BY USING COMPRESSION/DECOMPRESSION TECHNIQUES WITH FAST RANDOM ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
12476676
|
Filing Dt:
|
06/02/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
METHOD TO IMPROVE NUCLEATION OF MATERIALS ON GRAPHENE AND CARBON NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12477361
|
Filing Dt:
|
06/03/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
BROKEN-SPHERES METHODOLOGY FOR IMPROVED FAILURE PROBABILITY ANALYSIS IN MULTI-FAIL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12477365
|
Filing Dt:
|
06/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A SILICON/GERMANIUM RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12477389
|
Filing Dt:
|
06/03/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
COPPER INTERCONNECT STRUCTURE WITH AMORPHOUS TANTALUM IRIDIUM DIFFUSION BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12477945
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
AUTOMATED TUNING IN WIDE RANGE MULTI-BAND VCO WITH INTERNAL RESET CONCEPT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12478098
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
3-D SINGLE GATE INVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12478105
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
EMBEDDED INTERCONNECTS, AND METHODS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12478316
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
PROGRAMMABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12478385
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
VERTICAL COPLANAR WAVEGUIDE WITH TUNABLE CHARACTERISTIC IMPEDANCE DESIGN STRUCTURE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12478442
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
WET DEVELOPABLE BOTTOM ANTIREFLECTIVE COATING COMPOSITION AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12478477
|
Filing Dt:
|
06/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
ISOLATING FAULTY DECOUPLING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12479797
|
Filing Dt:
|
06/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
THREE DIMENSIONAL AIR FLOW SENSORS FOR DATA CENTER COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12479914
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
DIGITAL RELIABILITY MONITOR HAVING AUTONOMIC REPAIR AND NOTIFICATION CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12480163
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
NANO/MICROWIRE SOLAR CELL FABRICATED BY NANO/MICROSPHERE LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12480232
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12480269
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
FINFET STRUCTURES WITH STRESS-INDUCING SOURCE/DRAIN-FORMING SPACERS AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12482504
|
Filing Dt:
|
06/11/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
OPTIMIZING INTEGRATED CIRCUIT CHIP DESIGNS FOR OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12482583
|
Filing Dt:
|
06/11/2009
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD OF POSITIONING PATTERNS FROM BLOCK COPOLYMER SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12483414
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
MULTI-CHIP RETICLE PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12483588
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURE FABRICATED WITHOUT DRY PLASMA ETCH PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12483737
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
CHARGING PROTECTION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12483757
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
11/12/2009
| | | | |
Title:
|
CONTROL OF CARBON NANOTUBE DIAMETER USING CVD OR PECVD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12483891
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
FLEXIBLE JOB PREPARATION AND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12484326
|
Filing Dt:
|
06/15/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
MANAGING COMPONENET COUPLING IN AN OBJECT-CENTRIC PROCESS IMPLEMENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12485366
|
Filing Dt:
|
06/16/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SELF-ALIGNED DUAL DAMASCENE BEOL STRUCTURES WITH PATTERNABLE LOW- K MATERIAL AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12486342
|
Filing Dt:
|
06/17/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
AIRGAP-CONTAINING INTERCONNECT STRUCTURE WITH IMPROVED PATTERNABLE LOW-K MATERIAL AND METHOD OF FABRICATING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12486513
|
Filing Dt:
|
06/17/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR EFFICIENT USE OF MIRRORED STORAGE CLOUDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12486973
|
Filing Dt:
|
06/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
DETECTING AND RECOVERING FROM SILENT DATA ERRORS IN APPLICATION CLONING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12487202
|
Filing Dt:
|
06/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
PLANAR AND NON-PLANAR CMOS DEVICES WITH MULTIPLE TUNED THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12487248
|
Filing Dt:
|
06/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
SCAVANGING METAL STACK FOR A HIGH-K GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12488795
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
REWRITABLE MEMORY DEVICE BASED ON SEGREGATION/RE-ABSORPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12488821
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
THERMAL SWITCH FOR INTEGRATED CIRCUITS, DESIGN STRUCTURE, AND METHOD OF SENSING TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12488899
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
BIPOLAR TRANSISTOR STRUCTURE AND METHOD INCLUDING EMITTER-BASE INTERFACE IMPURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12489774
|
Filing Dt:
|
06/23/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12490749
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
FIELD EFFECT RESISTOR FOR ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12490804
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD FOR FORMING INTEGRATED CIRCUIT ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12490872
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
CONTINUOUSLY REFERENCING SIGNALS OVER MULTIPLE LAYERS IN LAMINATE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12491438
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICAL PROPERTY ALTERING, PLANAR MEMBER WITH SOLDER ELEMENT IN IC CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12491816
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PHASE CHANGE MEMORY WITH FINITE ANNULAR CONDUCTIVE PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12491849
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
PARTICLE REDUCTION IN PECVD PROCESSES FOR DEPOSITING LOW-K MATERIAL BY USING A PLASMA ASSISTED POST-DEPOSITION STEP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12492056
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR REDUCING POWER CONSUMPTION BASED ON STORAGE DEVICE DATA MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12492198
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
MULTI-SEGMENTS MODELING BOND WIRE INTERCONNECTS WITH 2D SIMULATIONS IN HIGH SPEED, HIGH DENSITY WIRE BOND PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12492301
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
MODEL-BASED RETARGETING OF LAYOUT PATTERNS FOR SUB-WAVELENGTH PHOTOLITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12492419
|
Filing Dt:
|
06/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
DYNAMIC QUADRATURE CLOCK CORRECTION FOR A PHASE ROTATOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12493319
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
HEAT SINK ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12493366
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
METHOD OF FABRICATING A METAL CAP LAYER WITH ENHANCED ETCH RESISTIVITY FOR COPPER-BASED METAL REGIONS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12493383
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
SCALING OF BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12493549
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD OF CREATING ASYMMETRIC FIELD-EFFECT-TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12493599
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
TEMPERATURE-CONTROLLED 3-DIMENSIONAL BUS PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12493616
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICALLY PROGRAMMABLE FUSE USING ANISOMETRIC CONTACTS AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12493811
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
NANOFLUDIC FIELD EFFECT TRANSISTOR BASED ON SURFACE CHARGE MODULATED NANOCHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12494015
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD OF SEMICONDUCTOR MANUFACTURING FOR SMALL FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12494460
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
LEAKAGE CURRENT MITIGATION IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12494642
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
SKEWED DOUBLE DIFFERENTIAL PAIR CIRCUIT FOR OFFSET CANCELLLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12494671
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
COMPACT MILLIMETER WAVE PACKAGES WITH INTEGRATED ANTENNAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12494723
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD AND SYSTEM OF LINKING ON-CHIP PARASITIC COUPLING CAPACITANCE INTO DISTRIBUTED PRE-LAYOUT PASSIVE MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12495027
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PIEZO-EFFECT TRANSISTOR DEVICE AND APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12496006
|
Filing Dt:
|
07/01/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
REDUCED DEFECT SEMICONDUCTOR-ON-INSULATOR HETERO-STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12496133
|
Filing Dt:
|
07/01/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12496784
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
METHODS OF FORMING METAL OXIDE NANOSTRUCTURES, AND NANOSTRUCTURES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12497499
|
Filing Dt:
|
07/02/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
LOGIC DIFFERENCE SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12497596
|
Filing Dt:
|
07/03/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
THERMALLY INSULATED PHASE CHANGE MATERIAL MEMORY CELLS WITH PILLAR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12498175
|
Filing Dt:
|
07/06/2009
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
APPARATUS FOR NONVOLATILE MULTI-PROGRAMMABLE ELECTRONIC FUSE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12498463
|
Filing Dt:
|
07/07/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
TEMPERATURE CONTROL DEVICE FOR OPTOELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12498840
|
Filing Dt:
|
07/07/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH REDUCED SWITCHABLE VOLUME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12499452
|
Filing Dt:
|
07/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING TRENCH CAPACITOR AND TRENCH RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12500022
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12500396
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
HIGH PERFORMANCE 3D FET STRUCTURES, AND METHODS FOR FORMING THE SAME USING PREFERENTIAL CRYSTALLOGRAPHIC ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12500659
|
Filing Dt:
|
07/10/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
PHASE CHANGE MATERIAL WITH FILAMENT ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12501501
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
UTILIZING AN UNSAT PROOF FOR MODEL CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12501566
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
METHOD FOR MULTI-CYCLE CLOCK GATING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12502690
|
Filing Dt:
|
07/14/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
ENGINEERED INTERCONNECT DIELECTRIC CAPS HAVING COMPRESSIVE STRESS AND INTERCONNECT STRUCTURES CONTAINING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12503870
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
IC CHIP PACKAGE HAVING IC CHIP WITH OVERHANG AND/OR BGA BLOCKING UNDERFILL MATERIAL FLOW AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12503924
|
Filing Dt:
|
07/16/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
METHOD OF PERFORMING STATIC TIMING ANALYSIS CONSIDERING ABSTRACTED CELL'S INTERCONNECT PARASITICS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12505824
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
SELECTIVE FLOATING BODY SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12505961
|
Filing Dt:
|
07/20/2009
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12506270
|
Filing Dt:
|
07/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
BIAS-CONTROLLED DEEP TRENCH SUBSTRATE NOISE ISOLATION INTEGRATED CIRCUIT DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12506536
|
Filing Dt:
|
07/21/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
3-D INTEGRATED SEMICONDUCTOR DEVICE COMPRISING INTERMEDIATE HEAT SPREADING CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12506837
|
Filing Dt:
|
07/21/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
DIELECTRIC BREAKDOWN LIFETIME ENHANCEMENT USING ALTERNATING CURRENT (AC) CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12507150
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
METHOD AND STRUCTURES FOR IMPROVING SUBSTRATE LOSS AND LINEARITY IN SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12507299
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
ENHANCING STRUCTURAL INTEGRITY OF LOW-K DIELECTRICS IN METALLIZATION SYSTEMS OF SEMICONDUCTOR DEVICES BY USING A CRACK SUPPRESSING MATERIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
12507481
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SYSTEM AND METHOD OF MASKING ELECTROMAGNETIC INTERFERENCE (EMI) EMISSIONS OF A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12507591
|
Filing Dt:
|
07/22/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SILICON CARRIER STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12507968
|
Filing Dt:
|
07/23/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
CALIXARENE BLENDED MOLECULAR GLASS PHOTORESISTS AND PROCESSES OF USE
|
|