|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12652275
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
MOSFET WITH MULTIPLE FULLY SILICIDED GATE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12652338
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
TIMING POINT SELECTION FOR A STATIC TIMING ANALYSIS IN THE PRESENCE OF INTERCONNECT ELECTRICAL ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12652428
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METAL-GATED MOSFET DEVICES HAVING SCALED GATE STACK THICKNESS INCLUDING GETTERING SPECIES IN A BURIED OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12652546
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ANALYZING ANTICIPATED VALUE AND EFFORT IN USING CLOUD COMPUTING TO PROCESS A SPECIFIED WORKLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
12658615
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
COATING COMPOSITIONS SUITABLE FOR USE WITH AN OVERCOATED PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12674065
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
APPARATUS FOR EXTERNALLY CHANGING THE DIRECTION OF AIR FLOWING THROUGH ELECTRONIC EQUIPMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12678298
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12683080
|
Filing Dt:
|
01/06/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
TUNNEL JUNCTION VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12683456
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
BULK SUBSTRATE FET INTEGRATED ON CMOS SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12683465
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12683535
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
CMOS STRUCTURE AND METHOD FOR FABRICATION THEREOF USING MULTIPLE CRYSTALLOGRAPHIC ORIENTATIONS AND GATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12683602
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ASYMMETRIC FET INCLUDING SLOPED THRESHOLD VOLTAGE ADJUSTING MATERIAL LAYER AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12683606
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
BODY-TIED ASYMMETRIC P-TYPE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12683634
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
Body-Tied Asymmetric N-Type Field Effect Transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12683720
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR FEATURE FUNCTION AWARE PRIORITY PRINTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12683759
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD TO DYNAMICALLY TUNE PRECISION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12683770
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
LOW CAPACITANCE PRECISION RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12683857
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SELECTIVE COPPER ENCAPSULATION LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12684174
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
PRECAST THERMAL INTERFACE ADHESIVE FOR EASY AND REPEATED, SEPARATION AND REMATING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12684185
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DEPOSITION OF AMORPHOUS PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12684225
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
BACK-GATED FULLY DEPLETED SOI TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12684280
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12684331
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
STRUCTURE FOR USE IN FABRICATION OF PIN HETEROJUNCTION TFET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12684372
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
OPTIMIZED FREE LAYER FOR SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12684510
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
READ DIRECTION FOR SPIN-TORQUE BASED MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12684551
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
FABRICATING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12684697
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD OF FABRICATING MULTI-FINGERED SEMICONDUCTOR DEVICES ON A COMMON SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
12685022
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR SEMICONDUCTOR PROCESS CONTROL AND MONITORING BY USING A DATA QUALITY METRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12685027
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12685054
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING STRAINED SI FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12685156
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DEEP TRENCH DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12685393
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND SYSTEM FOR DETERMINING MANUFACTURING THROUGHPUT TARGET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12685491
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR SUB-PELLICLE DEFECT REDUCTION ON PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12685734
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NANOPOROUS SEMI-PERMEABLE MEMBRANE AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12685938
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
Chemical-Mechanical Polishing Formulation and Methods of Use
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12686013
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
CHARGE PUMP SYSTEM AND METHOD UTILIZING ADJUSTABLE OUTPUT CHARGE AND COMPILATION SYSTEM AND METHOD FOR USE BY THE CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12686403
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING CAPACITORS AND MEMORY DEVICES ON SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12686457
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD OF MANAGING ELECTRO MIGRATION IN LOGIC DESIGNS AND DESIGN STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12687147
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD FOR CREATING ELECTRICALLY TESTABLE PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12687273
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) INTEGRATED CIRCUIT WITH ON-CHIP RESISTORS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12687607
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTOR DEVICE STRUCTURE WITH BACK SIDE SOURCE/DRAIN CONTACT PLUGS, AND RELATED MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12687610
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTOR DEVICE STRUCTURE WITH BACK SIDE GATE CONTACT PLUGS, AND RELATED MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12688243
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
HIGH PERFORMANCE CAPACITORS IN PLANAR BACK GATES CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12688254
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHODS AND SYSTEMS INVOLVING ELECTRICALLY REPROGRAMMABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12688347
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
FINFET WITH THIN GATE DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12688470
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCORPORATING MULTIPLE CRYSTALLOGRAPHIC PLANES AND METHODS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12688471
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
CMOS CIRCUIT WITH LOW-K SPACER AND STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12688929
|
Filing Dt:
|
01/18/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
HIGH PERFORMANCE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12689268
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND STRUCTURE TO REDUCE SOFT ERROR RATE SUSCEPTIBILITY IN SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12689339
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
STRAINED CMOS DEVICE, CIRCUIT AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12689346
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
DEVICE STRUCTURE, LAYOUT AND FABRICATION METHOD FOR UNIAXIALLY STRAINED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
12689455
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
3D CHIP STACK HAVING ENCAPSULATED CHIP-IN-CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12689464
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
EFFICIENCY IN ANTIREFLECTIVE COATING LAYERS FOR SOLAR CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12689481
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
LEAKAGE AWARE DESIGN POST-PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12689501
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
HIGHLY SCALABLE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12689743
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING HIGH PERFORMANCE MOS CAPACITOR ALONG WITH FULLY DEPLETED SEMICONDUCTOR ON INSULATOR DEVICES ON THE SAME CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12690178
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
FIELD-EFFECT TRANSISTOR DEVICE HAVING A METAL GATE STACK WITH AN OXYGEN BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12690467
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
HIGH-K TRANSISTORS WITH LOW THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12691192
|
Filing Dt:
|
01/21/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
WORK FUNCTION ADJUSTMENT IN A HIGH-K GATE ELECTRODE STRUCTURE AFTER TRANSISTOR FABRICATION BY USING LANTHANUM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12691213
|
Filing Dt:
|
01/21/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
INTERCONNECT STRUCTURE FOR INTEGRATED CIRCUITS HAVING ENHANCED ELECTROMIGRATION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12692198
|
Filing Dt:
|
01/22/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
NAVIGATING ANALYTICAL TOOLS USING LAYOUT SOFTWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12692698
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SHORT CHANNEL TRANSISTOR WITH REDUCED LENGTH VARIATION BY USING AMORPHOUS ELECTRODE MATERIAL DURING IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12692760
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
EMBEDDED DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12692859
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
TRANSISTOR HAVING V-SHAPED EMBEDDED STRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12692923
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE USING HOT-CARRIER INJECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12692961
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
FLUORINE-FREE FUSED RING HETEROAROMATIC PHOTOACID GENERATORS AND RESIST COMPOSITIONS CONTAINING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12693030
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD OF FORMING A METALLIZATION SYSTEM OF A SEMICONDUCTOR DEVICE BY USING A HARD MASK FOR DEFINING THE VIA SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12693373
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
AUTOMATED SYSTEM PROBLEM DIAGNOSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12693545
|
Filing Dt:
|
01/26/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
VOID SEALING IN A DIELECTRIC MATERIAL OF A CONTACT LEVEL OF A SEMICONDUCTOR DEVICE COMPRISING CLOSELY SPACED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12694649
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS (FETS) AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12695494
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
MODEL BASED SIMULATION OF ELECTRONIC DISCHARGE AND OPTIMIZATION METHODOLOGY FOR DESIGN CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12695660
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
GATE ELECTRODE STRESS CONTROL FOR FINFET PERFORMANCE ENHANCEMENT DESCRIPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12695991
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SURFACE MODIFIED NANOPARTICLES, METHODS OF THEIR PREPARATION, AND USES THEREOF FOR GENE AND DRUG DELIVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12696104
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
RADIO FREQUENCY-ENABLED ELECTROMIGRATION FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12696186
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
ORDERING OF STATISTICAL CORRELATED QUANTITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12696227
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SWITCHABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12696417
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12696746
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND APPARATUS OF PARALLEL COMPUTING WITH SIMULTANEOUSLY OPERATING STREAM PREFETCHING AND LIST PREFETCHING ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12696764
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
GLOBAL SYNCHRONIZATION OF PARALLEL PROCESSORS USING CLOCK PULSE WIDTH MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12696780
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
LOCAL ROLLBACK FOR FAULT-TOLERANCE IN PARALLEL COMPUTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12697164
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
MECHANISM OF SUPPORTING SUB-COMMUNICATOR COLLECTIVES WITH O(64) COUNTERS AS OPPOSED TO ONE COUNTER FOR EACH SUB-COMMUNICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12697556
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
PERFORMING OPTICAL PROXIMITY CORRECTION BY INCORPORATING CRITICAL DIMENSION CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12697562
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD OF MAKING 3D INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12697778
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
CMOS-PROCESS-COMPATIBLE PROGRAMMABLE VIA DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12697787
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
ASSESSING, FORECASTING AND SIMULATING ENERGY CONSUMPTION OF BUILDINGS USING ENERGY EFFICIENCY COEFFICIENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
12697799
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
CONDITIONAL LOAD AND STORE IN A SHARED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12697805
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
CMOS-PROCESS-COMPATIBLE PROGRAMMABLE VIA DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12698141
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
MULTI-LEVEL MEMORY CELL UTILIZING MEASUREMENT TIME DELAY AS THE CHARACTERISTIC PARAMETER FOR LEVEL DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12698189
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
THERMALLY PROGRAMMABLE ANTI-REVERSE ENGINEERING INTERCONNECTS WHEREIN INTERCONNECTS ONLY CONDUCT WHEN HEATED ABOVE ROOM TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12698191
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR (FET) AND METHOD OF FORMING THE FET WITHOUT DAMAGING THE WAFER SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12698258
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
MULTI-OUTPUT PLL OUTPUT SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12698293
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
EMBEDDED DRAM MEMORY CELL WITH ADDITIONAL PATTERNING LAYER FOR IMPROVED STRAP FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12698448
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
CUT FIRST METHODOLOGY FOR DOUBLE EXPOSURE DOUBLE ETCH INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12698629
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
POST-EQUALIZATION AMPLITUDE LATCH-BASED CHANNEL CHARACTERISTIC MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12698759
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
EXTREMELY COMPACT TABLE LOOKUP METHOD FOR FAST AND ACCURATE PHYSICS BASED MODELS FOR SPICE-LIKE SIMULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12699211
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
DETECTING ASYMMETRICAL TRANSISTOR LEAKAGE DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12699225
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
CMOS TRANSISTORS WITH SILICON GERMANIUM CHANNEL AND DUAL EMBEDDED STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12699411
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
HIGH ENERGY DENSITY STORAGE MATERIAL DEVICE USING NANOCHANNEL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12699592
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
EFFICIENT RATELESS DISTRIBUTED COMPRESSION OF NON-BINARY SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12699601
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
METHOD OF MAKING AN MIM CAPACITOR AND MIM CAPACITOR STRUCTURE FORMED THEREBY
|
|