|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12699621
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
GENERATION OF ASYMMETRIC CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12700059
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
12700397
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
COMPACT IMAGING RECEIVER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12700801
|
Filing Dt:
|
02/05/2010
|
Title:
|
LAYER TRANSFER USING BORON-DOPED SIGE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12700807
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CELL INCLUDING AN ASYMMETRIC TRANSISTOR AND A COLUMNAR CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12700841
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MAKING CRACK STOP FOR 3D INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12700863
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SOLDER INTERCONNECT WITH NON-WETTABLE SIDEWALL PILLARS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12701045
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METAL INTERCONNECT AND IC CHIP INCLUDING METAL INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12701867
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SPIN-TORQUE BASED MEMORY DEVICE WITH READ AND WRITE CURRENT PATHS MODULATED WITH A NON-LINEAR SHUNT RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12701977
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
EMBEDDED NANOPARTICLE FILMS AND METHOD FOR THEIR FORMATION IN SELECTIVE AREAS ON A SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12702333
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
APPLYING DIFFERENT PRESSURES THROUGH SUB-PAD TO FIXED ABRASIVE CMP PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12702380
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
GATED DIODE STRUCTURE AND METHOD INCLUDING RELAXED LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12702406
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
POST DEPOSITION METHOD FOR REGROWTH OF CRYSTALLINE PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12702682
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
FIELD EFFECT DEVICE INCLUDNG RECESSED AND ALIGNED GERMANIUM CONTAINING CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12702684
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH IMPROVED SELF-ALIGNED CONTACT AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12702787
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
CHROMELESS PHASE-SHIFTING PHOTOMASK WITH UNDERCUT RIM-SHIFTING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12702798
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
ULTRA-COMPACT PLL WITH WIDE TUNING RANGE AND LOW NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12703211
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
METHODS OF FORMING STRUCTURES WITH A FOCUSED ION BEAM FOR USE IN ATOMIC FORCE PROBING AND STRUCTURES FOR USE IN ATOMIC FORCE PROBING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12704084
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING ISOLATION AND BURIED PLATE FOR TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12704464
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR FAULT MAPPING OF EXCEPTIONS ACROSS PROGRAMMING MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12704567
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
PEDESTAL GUARD RING HAVING CONTINUOUS M1 METAL BARRIER CONNECTED TO CRACK STOP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12704665
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
PRECISELY TUNING FEATURE SIZES ON HARD MASKS VIA PLASMA TREATMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12705674
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
STROBE OFFSET IN BIDIRECTIONAL MEMORY STROBE CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12705780
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
ROBUST LOCAL BIT SELECT CIRCUITRY TO OVERCOME TIMING MISMATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12706108
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
HIGH ASPECT RATIO ELECTROPLATED METAL FEATURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12706212
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
DIRECT IMS (INJECTION MOLDED SOLDER) WITHOUT A MASK FOR FORMING SOLDER BUMPS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12706228
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
BIT FAILURE SIGNATURE IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12706676
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
OVERHEAD TRANSPORT SERVICE VEHICLE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12706834
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR CREATION OF A METAL INSULATOR METAL CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12706912
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
COOLING APPARATUS WITH COLD PLATE FORMED IN SITU ON A SURFACE TO BE COOLED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12707150
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHODS FOR FORMING BARRIER REGIONS WITHIN REGIONS OF INSULATING MATERIAL RESULTING IN OUTGASSING PATHS FROM THE INSULATING MATERIAL AND RELATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12707191
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
BODY CONTACTS FOR FET IN SOI SRAM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12707291
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
FORMATION OF FINFET GATE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12707305
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
ULTRA-THIN SOI VERTICAL BIPOLAR TRANSISTORS WITH AN INVERSION COLLECTOR ON THIN-BURIED OXIDE (BOX) FOR LOW SUBSTRATE-BIAS OPERATION AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
12707918
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
ADJUSTING OF A NON-SILICON FRACTION IN A SEMICONDUCTOR ALLOY DURING TRANSISTOR FABRICATION BY AN INTERMEDIATE OXIDATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12707962
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
POLARIZATION MONITORING RETICLE DESIGN FOR HIGH NUMERICAL APERTURE LITHOGRAPHY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12707975
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
METHOD OF FABRICATING STRAINED SEMICONDUCTOR STRUCTURES FROM SILICON-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12708008
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12708013
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILTERING MEMORY WRITE SNOOP ACTIVITY IN A DISTRIBUTED SHARED MEMORY COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12708213
|
Filing Dt:
|
02/18/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
FINNED SEMICONDUCTOR DEVICE WITH OXYGEN DIFFUSION BARRIER REGIONS, AND RELATED FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12708561
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
VARIABLE FOCUS POINT LENS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12708570
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD FOR DESIGNING OPTICAL LITHOGRAPHY MASKS FOR DIRECTED SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12708877
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD OF FABRICATING DUAL DAMASCENE STRUCTURES USING A MULTILEVEL MULTIPLE EXPOSURE PATTERNING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12709565
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
AT-SPEED BITMAPPING IN A MEMORY BUILT-IN SELF-TEST BY LOCKING AN N-TH FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12709674
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A HIGH THERMAL DISSIPATION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12709873
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SOI SUBSTRATES AND SOI DEVICES, AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12709966
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
TRANSISTOR COMPRISING AN EMBEDDED SEMICONDUCTOR ALLOY IN DRAIN AND SOURCE REGIONS EXTENDING UNDER THE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12709981
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
CONSTRAINED OXIDATION OF SUSPENDED MICRO- AND NANO-STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12710380
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE AND METHOD OF FORMING THE SOI STRUCTURE USING A BULK SEMICONDUCTOR STARTING WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12710553
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
STRUCTURES AND METHODS OF FORMING PRE FABRICATED DEEP TRENCH CAPACITORS FOR SOI SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12710951
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
PATTERNED METAL THERMAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12711022
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
INTEGRATED CIRCUITS INCLUDING MULTI-GATE TRANSISTORS LOCALLY INTERCONNECTED BY CONTINUOUS FIN STRUCTURE AND METHODS FOR THE FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
12711322
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
STRAIN ENGINEERING IN SEMICONDUCTOR DEVICES BY USING A PIEZOELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12711455
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
DOUBLE-FACE HEAT REMOVAL OF VERTICALLY INTEGRATED CHIP-STACKS UTILIZING COMBINED SYMMETRIC SILICON CARRIER FLUID CAVITY AND MICRO-CHANNEL COLD PLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12711481
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
ENHANCING INTEGRITY OF A HIGH-K GATE STACK BY CONFINING A METAL CAP LAYER AFTER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12711748
|
Filing Dt:
|
02/24/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
ANTIREFLECTIVE HARDMASK COMPOSITION AND A METHOD OF PREPARING A PATTERNED MATERIAL USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12712369
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
ANISOTROPIC STRESS GENERATION BY STRESS-GENERATING LINERS HAVING A SUBLITHOGRAPHIC WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12712371
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
CMOS TRANSISTORS WITH DIFFERENTIAL OXYGEN CONTENT HIGH-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12712521
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
IMPLEMENTING EDRAM STACKED FET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12712836
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHOD FOR DESIGNING THE LAYOUT OF TURBINES IN A WINDFARM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12712880
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHODS TO OBTAIN A FEASIBLE INTEGER SOLUTION IN A HIERARCHICAL CIRCUIT LAYOUT OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
12713572
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
SINGLE-JUNCTION PHOTOVOLTAIC CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12713581
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MULTIJUNCTION PHOTOVOLTAIC CELL FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12714702
|
Filing Dt:
|
03/01/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
METHOD FOR SEMICONDUCTOR GATE HARDMASK REMOVAL AND DECOUPLING OF IMPLANTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12715781
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
METHOD AND STRUCTURE FOR GATE HEIGHT SCALING WITH HIGH-K/METAL GATE TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12717398
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO MAKE REPLACEMENT METAL GATE AND CONTACT METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12717439
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
PREVENTION OF OXYGEN ABSORPTION INTO HIGH-K GATE DIELECTRIC OF SILICON-ON-INSULATOR BASED FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12718567
|
Filing Dt:
|
03/05/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
SPATIAL CORRELATION-BASED ESTIMATION OF YIELD OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12719058
|
Filing Dt:
|
03/08/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
GRAPHENE BASED THREE-DIMENSIONAL INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12719289
|
Filing Dt:
|
03/08/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
POLYSILICON RESISTOR AND E-FUSE FOR INTEGRATION WITH METAL GATE AND HIGH-K DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12719934
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MOSFETS WITH REDUCED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12719962
|
Filing Dt:
|
03/09/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
FET RADIATION MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12721032
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHODS FOR FABRICATION OF AN AIR GAP-CONTAINING INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12721608
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
HIGH-K DIELECTRIC GATE STRUCTURES RESISTANT TO OXIDE GROWTH AT THE DIELECTRIC/SILICON SUBSTRATE INTERFACE AND METHODS OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12721727
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
DOPING OF SEMICONDUCTOR SUBSTRATE THROUGH CARBONLESS PHOSPHOROUS-CONTAINING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12721738
|
Filing Dt:
|
03/11/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
METHOD OF ENHANCING PHOTORESIST ADHESION TO RARE EARTH OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12723130
|
Filing Dt:
|
03/12/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
INTEGRATED FRAMEWORK FOR FINITE-ELEMENT METHODS FOR PACKAGE, DEVICE AND CIRCUIT CO-DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12723189
|
Filing Dt:
|
03/12/2010
|
Title:
|
SOFT ERROR DETECTION FOR LATCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
12723743
|
Filing Dt:
|
03/15/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
MANAGING MEMORY REFRESHES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
12723842
|
Filing Dt:
|
03/15/2010
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
Title:
|
NANOPORE BASED DEVICE FOR CUTTING LONG DNA MOLECULES INTO FRAGMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12725287
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
WAVEFRONT ENGINEERING OF MASK DATA FOR SEMICONDUCTOR DEVICE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
12725688
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR PARTICLES ANALYSIS IN MICROSTRUCTURE DEVICES BY ISOLATING PARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12725792
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12725822
|
Filing Dt:
|
03/17/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
VOLTAGE REGULATOR BYPASS IN MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12726736
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
METHOD FOR FORMING AN SOI SCHOTTKY SOURCE/DRAIN DEVICE TO CONTROL ENCROACHMENT AND DELAMINATION OF SILICIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12726889
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
ETSOI WITH REDUCED EXTENSION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12726904
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
STRAINED SILICON CARBIDE CHANNEL FOR ELECTRON MOBILITY OF NMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12727024
|
Filing Dt:
|
03/18/2010
|
Title:
|
SMALL-AREA DIGITAL TO ANALOG CONVERTER BASED ON MASTER-SLAVE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12727027
|
Filing Dt:
|
03/18/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
SEMICONDUCTOR ON INSULATOR (SOI) DEVICE INCLUDING A DISCHARGE PATH FOR A DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
12727312
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
High Threshold Voltage NMOS Transistors For Low Power IC Technology
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
12727710
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
GLASSY CARBON NANOSTRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
12727746
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
Title:
|
BACKEND OF LINE (BEOL) COMPATIBLE HIGH CURRENT DENSITY ACCESS DEVICE FOR HIGH DENSITY ARRAYS OF ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12727753
|
Filing Dt:
|
03/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR FABRICATING A CARBON NANOTUBE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12729856
|
Filing Dt:
|
03/23/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
HIGH DENSITY MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12730403
|
Filing Dt:
|
03/24/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
BACKSIDE DUMMY PLUGS FOR 3D INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12731241
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
P-FET WITH A STRAINED NANOWIRE CHANNEL AND EMBEDDED SIGE SOURCE AND DRAIN STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12731369
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
New Flux Composition and Process For Use Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12731469
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
TEST PAD STRUCTURE FOR REUSE OF INTERCONNECT LEVEL MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12731481
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH VERTICAL EXTENSIONS FOR LATERAL SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12731487
|
Filing Dt:
|
03/25/2010
|
Publication #:
|
|
Pub Dt:
|
09/29/2011
| | | | |
Title:
|
METHOD OF FORMING A MULTI-CHIP STACKED STRUCTURE INCLUDING A THIN INTERPOSER CHIP HAVING A FACE-TO-BACK BONDING WITH ANOTHER CHIP
|
|