|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12856208
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
Simultaneous Optical Proximity Correction and Decomposition for Double Exposure Lithography
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12856212
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12856338
|
Filing Dt:
|
08/13/2010
|
Publication #:
|
|
Pub Dt:
|
02/16/2012
| | | | |
Title:
|
CHEMICALLY AMPLIFIED SILSESQUIOXANE RESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12857588
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
PROOF BASED BOUNDED MODEL CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12857591
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHOD OF MEASURING THE IMPACT OF CLOCK SKEW ON SLACK DURING A STATISTICAL STATIC TIMING ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12857633
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
LOW-K INTERLEVEL DIELECTRIC MATERIALS AND METHOD OF FORMING LOW-K INTERLEVEL DIELECTRIC LAYERS AND STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12857864
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SER TESTING FOR AN IC CHIP USING HOT UNDERFILL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12858094
|
Filing Dt:
|
08/17/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
PROGRAMMABLE FETS USING VT-SHIFT EFFECT AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12858499
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
LOW POWER, SINGLE-ENDED SENSING IN A MULTI-PORT SRAM USING PRE-DISCHARGED BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12858727
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
BURIED ETCH STOP LAYER IN TRENCH ISOLATION STRUCTURES FOR SUPERIOR SURFACE PLANARITY IN DENSELY PACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12858881
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
IMPLEMENTING PHASE LOCKED LOOP (PLL) WITH ENHANCED LOCKING CAPABILITY WITH A WIDE RANGE DYNAMIC REFERENCE CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12858953
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
ALTERING CAPACITANCE OF MIM CAPACITOR HAVING REACTIVE LAYER THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12858961
|
Filing Dt:
|
08/18/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
HERMETICITY SENSOR AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12859414
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING HIGH-K/METAL GATE EXTREMELY THIN SEMICONDUCTOR ON INSULATOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12859426
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
DOPED GRAPHENE FILMS WITH REDUCED SHEET RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12859801
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
LOW LEAKAGE, LOW CAPACITANCE ELECTROSTATIC DISCHARGE (ESD) SILICON CONTROLLED RECITIFER (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12859903
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
DIFFERENTIAL NITRIDE PULLBACK TO CREATE DIFFERENTIAL NFET TO PFET DIVOTS FOR IMPROVED PERFORMANCE VERSUS LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12860236
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
EPITAXIAL GROWTH OF SILICON DOPED WITH CARBON AND PHOSPHORUS USING HYDROGEN CARRIER GAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12860327
|
Filing Dt:
|
08/20/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SPACER DOUBLE PATTERNING THAT PRINTS MULTIPLE CD IN FRONT-END-OF-LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12860977
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR DEVICE WITH SHAPED CONDUCTION CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12861026
|
Filing Dt:
|
08/23/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
METHOD FOR LOW POWER SENSING IN A MULTI-PORT SRAM USING PRE-DISCHARGED BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12861913
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTORS HAVING HIGH-K GATE DIELECTRIC LAYERS AND METAL GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12861947
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
MULTILEVEL PROGRAMMING OF PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12861976
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SAME-CHIP MULTICHARACTERISTIC SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12862203
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
STRESS ADJUSTMENT IN STRESSED DIELECTRIC MATERIALS OF SEMICONDUCTOR DEVICES BY STRESS RELAXATION BASED ON RADIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12862255
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONDUCTIVE CONNECTION STRUCTURE WITH STRESS REDUCTION ARRANGEMENT FOR A SEMICONDUCTOR DEVICE, AND RELATED FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12862310
|
Filing Dt:
|
08/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD AND DEVICE FOR MEASURING INTEGRATED CIRCUIT POWER SUPPLY NOISE AND CALIBRATION OF POWER SUPPLY NOISE ANALYSIS MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12862838
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
LOGIC MODIFICATION SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12862844
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
SEMICONDUCTOR TEST CHIP DEVICE TO MIMIC FIELD THERMAL MINI-CYCLES TO ASSESS RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12862949
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONE-AWARE SPARE CELL PLACEMENT USING HYPERGRAPH CONNECTIVITY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12868086
|
Filing Dt:
|
08/25/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONVERGED LARGE BLOCK AND STRUCTURED SYNTHESIS FOR HIGH PERFORMANCE MICROPROCESSOR DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12869341
|
Filing Dt:
|
08/26/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE USING COMPRESSIVE MATERIAL WITH A REPLACEMENT GATE TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
12869973
|
Filing Dt:
|
08/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
CONTROLLING NON-PROCESS OF RECORD (POR) PROCESS LIMITING YIELD (PLY) INSPECTION WORK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
12870041
|
Filing Dt:
|
08/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
Circuit Apparatus Having a Rounded Trace
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12870921
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
ELECTRONIC FUSES IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12870922
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
IMPACT IONIZATION FIELD-EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12871039
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
IDENTIFYING DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
12871429
|
Filing Dt:
|
08/30/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
INTEGRATED CROSS-TESTER ANALYSIS AND REAL-TIME ADAPTIVE TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12871962
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
OPTIMAL CORRELATED ARRAY ABSTRACTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
12872312
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
METHOD FOR OPTIMIZING SOURCE AND MASK TO CONTROL LINE WIDTH ROUGHNESS AND IMAGE LOG SLOPE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12872964
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
ONLINE MANAGEMENT OF HISTORICAL DATA FOR EFFICIENT REPORTING AND ANALYTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12873058
|
Filing Dt:
|
08/31/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
POST-FABRICATION SELF-ALIGNED INITIALIZATION OF INTEGRATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
12873361
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12873376
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
COMPOSITE FILTRATION MEMBRANES AND METHODS OF PREPARATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12873882
|
Filing Dt:
|
09/01/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
ELECTRICAL FUSE HAVING A FULLY SILICIDED FUSELINK AND ENHANCED FLUX DIVERGENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12875398
|
Filing Dt:
|
09/03/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
DESIGN STRUCTURE AND METHOD FOR BURIED INDUCTORS FOR ULTRA-HIGH RESISTIVITY WAFERS FOR SOI/RF SIGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12875416
|
Filing Dt:
|
09/03/2010
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING A GATE ELECTRODE AT LEAST PARTIALLY DISPOSED IN A TRENCH FORMED AT A BEND IN A SEMICONDUCTOR MATERIAL.
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12876319
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
VERIFICATION OF LOGIC CIRCUIT DESIGNS USING DYNAMIC CLOCK GATING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12876343
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD FOR FORMING AND STRUCTURE OF A RECESSED SOURCE/DRAIN STRAP FOR A MUGFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12876441
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
NANOSTRUCTURE ELECTRODE FOR PSEUDOCAPACITIVE ENERGY STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12876454
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
GRAPHENE TRANSISTOR WITH A SELF-ALIGNED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12876480
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
HIGH PERFORMANCE LOW POWER BULK FET DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12876510
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
METHOD FOR FORMING AN INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12876518
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
SOLUTION FOR FORMING POLISHING SLURRY, POLISHING SLURRY AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12877628
|
Filing Dt:
|
09/08/2010
|
Publication #:
|
|
Pub Dt:
|
03/08/2012
| | | | |
Title:
|
PHASE CHANGE MEMORY CYCLE TIMER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
12878128
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Deposition Chamber Cleaning Method Including Stressed Cleaning Layer
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12878297
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Implementing Interleaved-Dielectric Joining of Multi-Layer Laminates
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12878579
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
CHIP ASSEMBLY WITH A CORELESS SUBSTRATE EMPLOYING A PATTERNED ADHESIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12878746
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
STRUCTURE AND METHOD OF FABRICATING A CZTS PHOTOVOLTAIC DEVICE BY ELECTRODEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
12878787
|
Filing Dt:
|
09/09/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Zinc Thin Films Plating Chemistry and Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12879516
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
STABILITY-DEPENDENT SPARE CELL INSERTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12879602
|
Filing Dt:
|
09/10/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
COLLAR STRUCTURE AROUND SOLDER BALLS THAT CONNECT SEMICONDUCTOR DIE TO SEMICONDUCTOR CHIP PACKAGE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12880085
|
Filing Dt:
|
09/11/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Transistor having replacement metal gate and process for fabricating the same
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12880180
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
PROCESS INTEGRATION FOR FLASH STORAGE ELEMENT AND DUAL CONDUCTOR COMPLEMENTARY MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12880228
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
METHOD OF DESIGNING AN INTEGRATED CIRCUIT BASED ON A COMBINATION OF MANUFACTURABILITY, TEST COVERAGE AND, OPTIONALLY, DIAGNOSTIC COVERAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12880478
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PROCESS TO FABRICATE A METAL HIGH-K TRANSISTOR HAVING FIRST AND SECOND SILICON SIDEWALLS FOR REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12880794
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
Problem Record Signature Generation, Classification and Search in Problem Determination
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12881152
|
Filing Dt:
|
09/13/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
ASYMMETRIC FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12881481
|
Filing Dt:
|
09/14/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
HIGH CAPACITANCE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12881806
|
Filing Dt:
|
09/14/2010
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
STRUCTURE FOR METAL CAP APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12882362
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
THERMAL INTERFACE MATERIAL APPLICATION FOR INTEGRATED CIRCUIT COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12882425
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
CIRCUIT AND METHOD FOR ASYNCHRONOUS PIPELINE PROCESSING WITH VARIABLE REQUEST SIGNAL DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12882490
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
A METHOD OF FORMING AN EXTREMELY THIN SEMICONDUCTOR INSULATOR (ETOSOI) FET HAVING A STAIR-SHAPED RAISED SOURCE/DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12882500
|
Filing Dt:
|
09/15/2010
|
Publication #:
|
|
Pub Dt:
|
03/15/2012
| | | | |
Title:
|
BARRIER LAYER FORMATION FOR METAL INTERCONNECTS THROUGH ENHANCED IMPURITY DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12883874
|
Filing Dt:
|
09/16/2010
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
Title:
|
SELF-ALIGNED CMOS STRUCTURE WITH DUAL WORKFUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
12885592
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
Replacement Metal Gate Structures for Effective Work Function Control
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12885648
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
CMOS IMAGE SENSOR WITH REDUCED DARK CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12885665
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRUCTURE FOR NANO-SCALE METALLIZATION AND METHOD FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12886224
|
Filing Dt:
|
09/20/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
SELF-ALIGNED STRAP FOR EMBEDDED CAPACITOR AND REPLACEMENT GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12886639
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
TRANSISTORS HAVING STRESSED CHANNEL REGIONS AND METHODS OF FORMING TRANSISTORS HAVING STRESSED CHANNEL REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12886678
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A BURIED WAVEGUIDE FOR DEVICE INTERNAL OPTICAL COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12886765
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
FORMING SEMICONDUCTOR RESISTORS IN A SEMICONDUCTOR DEVICE COMPRISING METAL GATES BY INCREASING ETCH RESISTIVITY OF THE RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12886812
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
BACK SIDE METALLIZATION WITH SUPERIOR ADHESION IN HIGH-PERFORMANCE SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
12886850
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
FORMING NARROW FINS FOR FINFET DEVICES USING ASYMMETRICALLY SPACED MANDRELS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12886881
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRAINED DEVICES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12886903
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR INCREASING STRAIN IN A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12887182
|
Filing Dt:
|
09/21/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
PLANARIZATION METHOD USING HYBRID OXIDE AND POLYSILICON CMP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12887565
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHOD FOR DETERMINING MASK OPERATION ACTIVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12887737
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
Title:
|
METHOD OF ELECTROLYTIC PLATING AND SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
12888388
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
DETECTION OF ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12888403
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SERVO CONTROL CIRCUIT FOR DETECTING ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
12888408
|
Filing Dt:
|
09/22/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
CIRCUIT FOR DETECTING ANALYTES VIA NANOPARTICLE-LABELED SUBSTANCES WITH ELECTROMAGNETIC READ-WRITE HEADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12888828
|
Filing Dt:
|
09/23/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
ASYMMETRIC WEDGE JFET, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12890051
|
Filing Dt:
|
09/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
STRUCTURES AND TECHNIQUES FOR ATOMIC LAYER DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12890173
|
Filing Dt:
|
09/24/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
MIRROR ASSEMBLY INCLUDING FOAM ENCOMPASSED WITHIN A POLYMER MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12890941
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
ELECTRICAL FUSE STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12891301
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
STRESS ENGINEERING IN A CONTACT LEVEL OF SEMICONDUCTOR DEVICES BY STRESSED CONDUCTIVE LAYERS AND AN ISOLATION SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12891403
|
Filing Dt:
|
09/27/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SUPERIOR FILL CONDITIONS IN A REPLACEMENT GATE APPROACH BY CORNER ROUNDING BASED ON A SACRIFICIAL FILL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12892160
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
SRAM HAVING WORDLINE UP-LEVEL VOLTAGE ADJUSTABLE TO ASSIST BITCELL STABILITY AND DESIGN STRUCTURE FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
12892191
|
Filing Dt:
|
09/28/2010
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
Title:
|
METHODS AND SYSTEMS FOR ADJUSTING WORDLINE UP-LEVEL VOLTAGE TO IMPROVE PRODUCTION YIELD RELATIVE TO SRAM-CELL STABILITY
|
|