USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	054636/0001			Pages:	911
		Recorded:	11/20/2020
Attorney Dkt #:	37188/13
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 14520
Page 77 of 146
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146

Patent #:	8281279	Issue Dt:	10/02/2012	Application #:	12963246	Filing Dt:	12/08/2010
Publication #:	US20120151288	Pub Dt:	06/14/2012
Title:	CREATING SCAN CHAIN DEFINITION FROM HIGH-LEVEL MODEL USING HIGH-LEVEL MODEL SIMULATION

Patent #:	8416121	Issue Dt:	04/09/2013	Application #:	12963314	Filing Dt:	12/08/2010
Publication #:	US20120146845	Pub Dt:	06/14/2012
Title:	NARROW-BAND WIDE-RANGE FREQUENCY MODULATION CONTINUOUS WAVE (FMCW) RADAR SYSTEM

Patent #:	8450163	Issue Dt:	05/28/2013	Application #:	12963364	Filing Dt:	12/08/2010
Publication #:	US20110266633	Pub Dt:	11/03/2011
Title:	SEMICONDUCTOR DEVICE COMPRISING METAL GATES AND SEMICONDUCTOR RESISTORS FORMED ON THE BASIS OF A REPLACEMENT GATE APPROACH

Patent #:	8316335	Issue Dt:	11/20/2012	Application #:	12963677	Filing Dt:	12/09/2010
Publication #:	US20120151429	Pub Dt:	06/14/2012
Title:	MULTISTAGE, HYBRID SYNTHESIS PROCESSING FACILITATING INTEGRATED CIRCUIT LAYOUT

Patent #:	8426266	Issue Dt:	04/23/2013	Application #:	12963753	Filing Dt:	12/09/2010
Publication #:	US20110269278	Pub Dt:	11/03/2011
Title:	STRESS MEMORIZATION WITH REDUCED FRINGING CAPACITANCE BASED ON SILICON NITRIDE IN MOS SEMICONDUCTOR DEVICES

Patent #:	8183139	Issue Dt:	05/22/2012	Application #:	12963908	Filing Dt:	12/09/2010
Publication #:	US20110269303	Pub Dt:	11/03/2011
Title:	REDUCED DEFECTIVITY IN CONTACTS OF A SEMICONDUCTOR DEVICE COMPRISING REPLACEMENT GATE ELECTRODE STRUCTURES BY USING AN INTERMEDIATE CAP LAYER

Patent #:	8513106	Issue Dt:	08/20/2013	Application #:	12964082	Filing Dt:	12/09/2010
Publication #:	US20120146147	Pub Dt:	06/14/2012
Title:	PSEUDO BUTTED JUNCTION STRUCTURE FOR BACK PLANE CONNECTION

Patent #:	8173501	Issue Dt:	05/08/2012	Application #:	12964136	Filing Dt:	12/09/2010
Publication #:	US20110269277	Pub Dt:	11/03/2011
Title:	REDUCED STI TOPOGRAPHY IN HIGH-K METAL GATE TRANSISTORS BY USING A MASK AFTER CHANNEL SEMICONDUCTOR ALLOY DEPOSITION

Patent #:	8560887	Issue Dt:	10/15/2013	Application #:	12964340	Filing Dt:	12/09/2010
Publication #:	US20120151272	Pub Dt:	06/14/2012
Title:	ADDING SCALABILITY AND FAULT TOLERANCE TO GENERIC FINITE STATE MACHINE FRAMEWORKS FOR USE IN AUTOMATED INCIDENT MANAGEMENT OF CLOUD COMPUTING INFRASTRUCTURES

Patent #:	8508053	Issue Dt:	08/13/2013	Application #:	12964359	Filing Dt:	12/09/2010
Publication #:	US20110291298	Pub Dt:	12/01/2011
Title:	CHIP PACKAGE INCLUDING MULTIPLE SECTIONS FOR REDUCING CHIP PACKAGE INTERACTION

Patent #:	8497583	Issue Dt:	07/30/2013	Application #:	12964448	Filing Dt:	12/09/2010
Publication #:	US20110291299	Pub Dt:	12/01/2011
Title:	STRESS REDUCTION IN CHIP PACKAGING BY A STRESS COMPENSATION REGION FORMED AROUND THE CHIP

Patent #:	8341134	Issue Dt:	12/25/2012	Application #:	12964807	Filing Dt:	12/10/2010
Publication #:	US20120150829	Pub Dt:	06/14/2012
Title:	ASYNCHRONOUS DELETION OF A RANGE OF MESSAGES PROCESSED BY A PARALLEL DATABASE REPLICATION APPLY PROCESS

Patent #:	8030202	Issue Dt:	10/04/2011	Application #:	12964831	Filing Dt:	12/10/2010
Title:	TEMPORARY ETCHABLE LINER FOR FORMING AIR GAP

Patent #:	8939765	Issue Dt:	01/27/2015	Application #:	12965118	Filing Dt:	12/10/2010
Publication #:	US20110291163	Pub Dt:	12/01/2011
Title:	Reduction of Defect Rates in PFET Transistors Comprising a Si/Ge Semiconductor Material Formed by Epitaxial Growth

Patent #:	8946019	Issue Dt:	02/03/2015	Application #:	12965212	Filing Dt:	12/10/2010
Publication #:	US20110291170	Pub Dt:	12/01/2011
Title:	Semiconductor Device Comprising a Buried Capacitor Formed in the Contact Level

Patent #:	8673668	Issue Dt:	03/18/2014	Application #:	12965341	Filing Dt:	12/10/2010
Publication #:	US20120001174	Pub Dt:	01/05/2012
Title:	TEST STRUCTURE FOR CONTROLLING THE INCORPORATION OF SEMICONDUCTOR ALLOYS IN TRANSISTORS COMPRISING HIGH-K METAL GATE ELECTRODE STRUCTURES

Patent #:	8332783	Issue Dt:	12/11/2012	Application #:	12965488	Filing Dt:	12/10/2010
Publication #:	US20120005634	Pub Dt:	01/05/2012
Title:	CONTROL OF CRITICAL DIMENSIONS IN OPTICAL IMAGING PROCESSES FOR SEMICONDUCTOR PRODUCTION BY EXTRACTING IMAGING IMPERFECTIONS ON THE BASIS OF IMAGING TOOL SPECIFIC INTENSITY MEASUREMENTS AND SIMULATIONS

Patent #:	8786088	Issue Dt:	07/22/2014	Application #:	12966302	Filing Dt:	12/13/2010
Publication #:	US20120001323	Pub Dt:	01/05/2012
Title:	Semiconductor Device Including Ultra Low-K (ULK) Metallization Stacks with Reduced Chip-Package Interaction

Patent #:	8610217	Issue Dt:	12/17/2013	Application #:	12967114	Filing Dt:	12/14/2010
Publication #:	US20120146150	Pub Dt:	06/14/2012
Title:	SELF-PROTECTED ELECTROSTATIC DISCHARGE FIELD EFFECT TRANSISTOR (SPESDFET), AN INTEGRATED CIRCUIT INCORPORATING THE SPESDFET AS AN INPUT/OUTPUT (I/O) PAD DRIVER AND ASSOCIATED METHODS OF FORMING THE SPESDFET AND THE INTEGRATED CIRCUIT

Patent #:	8513084	Issue Dt:	08/20/2013	Application #:	12967268	Filing Dt:	12/14/2010
Publication #:	US20110312147	Pub Dt:	12/22/2011
Title:	TRANSISTOR STRUCTURE WITH A SIDEWALL-DEFINED INTRINSIC BASE TO EXTRINSIC BASE LINK-UP REGION AND METHOD OF FORMING THE TRANSISTOR

Patent #:	8586466	Issue Dt:	11/19/2013	Application #:	12967308	Filing Dt:	12/14/2010
Publication #:	US20120146179	Pub Dt:	06/14/2012
Title:	ELECTRICAL FUSE WITH A CURRENT SHUNT

Patent #:	8698245	Issue Dt:	04/15/2014	Application #:	12967329	Filing Dt:	12/14/2010
Publication #:	US20120146146	Pub Dt:	06/14/2012
Title:	PARTIALLY DEPLETED (PD) SEMICONDUCTOR-ON-INSULATOR (SOI) FIELD EFFECT TRANSISTOR (FET) STRUCTURE WITH A GATE-TO-BODY TUNNEL CURRENT REGION FOR THRESHOLD VOLTAGE (VT) LOWERING AND METHOD OF FORMING THE STRUCTURE

Patent #:	8753917	Issue Dt:	06/17/2014	Application #:	12967625	Filing Dt:	12/14/2010
Publication #:	US20120146115	Pub Dt:	06/14/2012
Title:	METHOD OF FABRICATING PHOTOCONDUCTOR-ON-ACTIVE PIXEL DEVICE

Patent #:	8912574	Issue Dt:	12/16/2014	Application #:	12967771	Filing Dt:	12/14/2010
Publication #:	US20120146098	Pub Dt:	06/14/2012
Title:	DEVICE ISOLATION WITH IMPROVED THERMAL CONDUCTIVITY

Patent #:	8951907	Issue Dt:	02/10/2015	Application #:	12968068	Filing Dt:	12/14/2010
Publication #:	US20120146106	Pub Dt:	06/14/2012
Title:	SEMICONDUCTOR DEVICES HAVING THROUGH-CONTACTS AND RELATED FABRICATION METHODS

Patent #:	8659300	Issue Dt:	02/25/2014	Application #:	12968864	Filing Dt:	12/15/2010
Publication #:	US20120153962	Pub Dt:	06/21/2012
Title:	STRESS TESTING OF SILICON-ON-INSULATOR SUBSTRATES USING APPLIED ELECTROSTATIC DISCHARGE

Patent #:	8445355	Issue Dt:	05/21/2013	Application #:	12969004	Filing Dt:	12/15/2010
Publication #:	US20120153434	Pub Dt:	06/21/2012
Title:	METAL-INSULATOR-METAL CAPACITORS WITH HIGH CAPACITANCE DENSITY

Patent #:	8585465	Issue Dt:	11/19/2013	Application #:	12969969	Filing Dt:	12/16/2010
Publication #:	US20110269381	Pub Dt:	11/03/2011
Title:	PLANARIZATION OF A MATERIAL SYSTEM IN A SEMICONDUCTOR DEVICE BY USING A NON-SELECTIVE IN SITU PREPARED SLURRY

Patent #:	8399335	Issue Dt:	03/19/2013	Application #:	12970117	Filing Dt:	12/16/2010
Publication #:	US20120001343	Pub Dt:	01/05/2012
Title:	SOPHISTICATED METALLIZATION SYSTEMS IN SEMICONDUCTORS FORMED BY REMOVING DAMAGED DIELECTRIC SURFACE LAYERS AFTER FORMING THE METAL FEATURES

Patent #:	8598714	Issue Dt:	12/03/2013	Application #:	12970553	Filing Dt:	12/16/2010
Publication #:	US20120001330	Pub Dt:	01/05/2012
Title:	SEMICONDUCTOR DEVICE COMPRISING THROUGH HOLE VIAS HAVING A STRESS RELAXATION MECHANISM

Patent #:	8236636	Issue Dt:	08/07/2012	Application #:	12972771	Filing Dt:	12/20/2010
Publication #:	US20110086473	Pub Dt:	04/14/2011
Title:	HYBRID ORIENTATION SEMICONDUCTOR STRUCTURE WITH REDUCED BOUNDARY DEFECTS AND METHOD OF FORMING SAME

Patent #:	8407652	Issue Dt:	03/26/2013	Application #:	12972879	Filing Dt:	12/20/2010
Publication #:	US20120159417	Pub Dt:	06/21/2012
Title:	TASK-BASED MULTI-PROCESS DESIGN SYNTHESIS

Patent #:	8392866	Issue Dt:	03/05/2013	Application #:	12972934	Filing Dt:	12/20/2010
Publication #:	US20120159418	Pub Dt:	06/21/2012
Title:	TASK-BASED MULTI-PROCESS DESIGN SYNTHESIS WITH NOTIFICATION OF TRANSFORM SIGNATURES

Patent #:	8341565	Issue Dt:	12/25/2012	Application #:	12972980	Filing Dt:	12/20/2010
Publication #:	US20120159406	Pub Dt:	06/21/2012
Title:	TASK-BASED MULTI-PROCESS DESIGN SYNTHESIS WITH REPRODUCIBLE TRANSFORMS

Patent #:	8236580	Issue Dt:	08/07/2012	Application #:	12973062	Filing Dt:	12/20/2010
Publication #:	US20110086442	Pub Dt:	04/14/2011
Title:	COPPER CONTAMINATION DETECTION METHOD AND SYSTEM FOR MONITORING COPPER CONTAMINATION

Patent #:	8138492	Issue Dt:	03/20/2012	Application #:	12973063	Filing Dt:	12/20/2010
Publication #:	US20110204318	Pub Dt:	08/25/2011
Title:	FORMATION OF CARBON AND SEMICONDUCTOR NANOMATERIALS USING MOLECULAR ASSEMBLIES

Patent #:	8956903	Issue Dt:	02/17/2015	Application #:	12973147	Filing Dt:	12/20/2010
Publication #:	US20110316097	Pub Dt:	12/29/2011
Title:	PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES

Patent #:	8685778	Issue Dt:	04/01/2014	Application #:	12973285	Filing Dt:	12/20/2010
Publication #:	US20110318861	Pub Dt:	12/29/2011
Title:	PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES

Patent #:	8183149	Issue Dt:	05/22/2012	Application #:	12973373	Filing Dt:	12/20/2010
Title:	METHOD OF FABRICATING A CONDUCTIVE INTERCONNECT ARRANGEMENT FOR A SEMICONDUCTOR DEVICE

Patent #:	8293606	Issue Dt:	10/23/2012	Application #:	12973377	Filing Dt:	12/20/2010
Publication #:	US20110086484	Pub Dt:	04/14/2011
Title:	BODY TIE TEST STRUCTURE FOR ACCURATE BODY EFFECT MEASUREMENT

Patent #:	8722445	Issue Dt:	05/13/2014	Application #:	12973430	Filing Dt:	12/20/2010
Publication #:	US20110316101	Pub Dt:	12/29/2011
Title:	PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES

Patent #:	8647952	Issue Dt:	02/11/2014	Application #:	12974037	Filing Dt:	12/21/2010
Publication #:	US20120153398	Pub Dt:	06/21/2012
Title:	Encapsulation of Closely Spaced Gate Electrode Structures

Patent #:	8352895	Issue Dt:	01/08/2013	Application #:	12974170	Filing Dt:	12/21/2010
Publication #:	US20120159419	Pub Dt:	06/21/2012
Title:	MODEL LIBRARY IMPLEMENTATION AND METHODOLOGY FOR WORST CASE PERFORMANCE MODELING FOR SRAM CELLS

Patent #:	8198169	Issue Dt:	06/12/2012	Application #:	12974451	Filing Dt:	12/21/2010
Publication #:	US20110092043	Pub Dt:	04/21/2011
Title:	DEEP TRENCH CAPACITOR IN A SOI SUBSTRATE HAVING A LATERALLY PROTRUDING BURIED STRAP

Patent #:	9406472	Issue Dt:	08/02/2016	Application #:	12974854	Filing Dt:	12/21/2010
Publication #:	US20110315527	Pub Dt:	12/29/2011
Title:	PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES

Patent #:	8642475	Issue Dt:	02/04/2014	Application #:	12975327	Filing Dt:	12/21/2010
Publication #:	US20120153474	Pub Dt:	06/21/2012
Title:	INTEGRATED CIRCUIT SYSTEM WITH REDUCED POLYSILICON RESIDUE AND METHOD OF MANUFACTURE THEREOF

Patent #:	8435841	Issue Dt:	05/07/2013	Application #:	12975515	Filing Dt:	12/22/2010
Publication #:	US20120161242	Pub Dt:	06/28/2012
Title:	ENHANCEMENT OF ULTRAVIOLET CURING OF TENSILE STRESS LINER USING REFLECTIVE MATERIALS

Patent #:	8541311	Issue Dt:	09/24/2013	Application #:	12975701	Filing Dt:	12/22/2010
Publication #:	US20120164836	Pub Dt:	06/28/2012
Title:	INTEGRATED CIRCUIT FABRICATION METHODS UTILIZING EMBEDDED HARDMASK LAYERS FOR HIGH RESOLUTION PATTERNING

Patent #:	8563398	Issue Dt:	10/22/2013	Application #:	12977134	Filing Dt:	12/23/2010
Publication #:	US20110092056	Pub Dt:	04/21/2011
Title:	ELECTRICALLY CONDUCTIVE PATH FORMING BELOW BARRIER OXIDE LAYER AND INTEGRATED CIRCUIT

Patent #:	8574680	Issue Dt:	11/05/2013	Application #:	12982014	Filing Dt:	12/30/2010
Publication #:	US20110177936	Pub Dt:	07/21/2011
Title:	MATERIALS AND METHODS FOR IMMOBILIZATION OF CATALYSTS ON SURFACES AND FOR SELECTIVE ELECTROLESS METALLIZATION

Patent #:	8137893	Issue Dt:	03/20/2012	Application #:	12983297	Filing Dt:	01/01/2011
Publication #:	US20110129652	Pub Dt:	06/02/2011
Title:	CHEMICAL TRIM OF PHOTORESIST LINES BY MEANS OF A TUNED OVERCOAT

Patent #:	8542058	Issue Dt:	09/24/2013	Application #:	12983352	Filing Dt:	01/03/2011
Publication #:	US20120169415	Pub Dt:	07/05/2012
Title:	SEMICONDUCTOR DEVICE INCLUDING BODY CONNECTED FETS

Patent #:	8470674	Issue Dt:	06/25/2013	Application #:	12983353	Filing Dt:	01/03/2011
Publication #:	US20120168866	Pub Dt:	07/05/2012
Title:	STRUCTURE, METHOD AND SYSTEM FOR COMPLEMENTARY STRAIN FILL FOR INTEGRATED CIRCUIT CHIPS

Patent #:	8421218	Issue Dt:	04/16/2013	Application #:	12983377	Filing Dt:	01/03/2011
Publication #:	US20110094096	Pub Dt:	04/28/2011
Title:	METHOD FOR DIRECT HEAT SINK ATTACHMENT

Patent #:	8299547	Issue Dt:	10/30/2012	Application #:	12983439	Filing Dt:	01/03/2011
Publication #:	US20120168766	Pub Dt:	07/05/2012
Title:	LATERAL EXTENDED DRAIN METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (LEDMOSFET) WITH TAPERED DIELECTRIC PLATES

Patent #:	8829612	Issue Dt:	09/09/2014	Application #:	12983477	Filing Dt:	01/03/2011
Publication #:	US20110108895	Pub Dt:	05/12/2011
Title:	METHOD OF FORMING ASYMMETRIC SPACERS AND METHODS OF FABRICATING SEMICONDUCTOR DEVICE USING ASYMMETRIC SPACERS

Patent #:	8754455	Issue Dt:	06/17/2014	Application #:	12983489	Filing Dt:	01/03/2011
Publication #:	US20120168820	Pub Dt:	07/05/2012
Title:	JUNCTION FIELD EFFECT TRANSISTOR STRUCTURE WITH P-TYPE SILICON GERMANIUM OR SILICON GERMANIUM CARBIDE GATE(S) AND METHOD OF FORMING THE STRUCTURE

Patent #:	8354737	Issue Dt:	01/15/2013	Application #:	12983552	Filing Dt:	01/03/2011
Publication #:	US20110095428	Pub Dt:	04/28/2011
Title:	SMALL AREA, ROBUST SILICON VIA STRUCTURE AND PROCESS

Patent #:	8299544	Issue Dt:	10/30/2012	Application #:	12983925	Filing Dt:	01/04/2011
Publication #:	US20120168878	Pub Dt:	07/05/2012
Title:	FIELD EFFECT TRANSISTOR HAVING OHMIC BODY CONTACT(S), AN INTEGRATED CIRCUIT STRUCTURE INCORPORATING STACKED FIELD EFFECT TRANSISTORS WITH SUCH OHMIC BODY CONTACTS AND ASSOCIATED METHODS

Patent #:	8233302	Issue Dt:	07/31/2012	Application #:	12983995	Filing Dt:	01/04/2011
Publication #:	US20110096582	Pub Dt:	04/28/2011
Title:	CONTENT ADDRESSABLE MEMORY WITH CONCURRENT READ AND SEARCH/COMPARE OPERATIONS AT THE SAME MEMORY CELL

Patent #:	8738289	Issue Dt:	05/27/2014	Application #:	12984180	Filing Dt:	01/04/2011
Publication #:	US20120173136	Pub Dt:	07/05/2012
Title:	ADVANCED ROUTING OF VEHICLE FLEETS

Patent #:	8533399	Issue Dt:	09/10/2013	Application #:	12984252	Filing Dt:	01/04/2011
Publication #:	US20110202731	Pub Dt:	08/18/2011
Title:	CACHE DIRECTORY LOOK-UP RE-USE AS CONFLICT CHECK MECHANISM FOR SPECULATIVE MEMORY REQUESTS

Patent #:	8838906	Issue Dt:	09/16/2014	Application #:	12984308	Filing Dt:	01/04/2011
Publication #:	US20110173392	Pub Dt:	07/14/2011
Title:	EVICT ON WRITE, A MANAGEMENT STRATEGY FOR A PREFETCH UNIT AND/OR FIRST LEVEL CACHE IN A MULTIPROCESSOR SYSTEM WITH SPECULATIVE EXECUTION

Patent #:	8603885	Issue Dt:	12/10/2013	Application #:	12984359	Filing Dt:	01/04/2011
Publication #:	US20120168907	Pub Dt:	07/05/2012
Title:	FLAT RESPONSE DEVICE STRUCTURES FOR BIPOLAR JUNCTION TRANSISTORS

Patent #:	8637849	Issue Dt:	01/28/2014	Application #:	12984653	Filing Dt:	01/05/2011
Publication #:	US20110108803	Pub Dt:	05/12/2011
Title:	VERTICAL NANOWIRE FET DEVICES

Patent #:	8144508	Issue Dt:	03/27/2012	Application #:	12984682	Filing Dt:	01/05/2011
Publication #:	US20110096594	Pub Dt:	04/28/2011
Title:	MEMORY READING METHOD FOR RESISTANCE DRIFT MITIGATION

Patent #:	8053314	Issue Dt:	11/08/2011	Application #:	12985060	Filing Dt:	01/05/2011
Publication #:	US20110101449	Pub Dt:	05/05/2011
Title:	ASYMMETRIC FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD

Patent #:	9043179	Issue Dt:	05/26/2015	Application #:	12985443	Filing Dt:	01/06/2011
Publication #:	US20120179409	Pub Dt:	07/12/2012
Title:	VOLTAGE-DRIVEN INTELLIGENT CHARACTERIZATION BENCH FOR SEMICONDUCTOR

Patent #:	8361598	Issue Dt:	01/29/2013	Application #:	12985456	Filing Dt:	01/06/2011
Publication #:	US20110100685	Pub Dt:	05/05/2011
Title:	SUBSTRATE ANCHOR STRUCTURE AND METHOD

Patent #:	8615373	Issue Dt:	12/24/2013	Application #:	12985462	Filing Dt:	01/06/2011
Publication #:	US20120179410	Pub Dt:	07/12/2012
Title:	VOLTAGE DRIVER FOR A VOLTAGE-DRIVEN INTELLIGENT CHARACTERIZATION BENCH FOR SEMICONDUCTOR

Patent #:	9385050	Issue Dt:	07/05/2016	Application #:	12985669	Filing Dt:	01/06/2011
Publication #:	US20120175749	Pub Dt:	07/12/2012
Title:	Structure and Method to Fabricate Resistor on FinFET Processes

Patent #:	8140764	Issue Dt:	03/20/2012	Application #:	12985726	Filing Dt:	01/06/2011
Publication #:	US20110107032	Pub Dt:	05/05/2011
Title:	A SYSTEM FOR RECONFIGURING CACHE MEMORY HAVING AN ACCESS BIT ASSOCIATED WITH A SECTOR OF A LOWER-LEVEL CACHE MEMORY AND A GRANULARITY BIT ASSOCIATED WITH A SECTOR OF A HIGHER-LEVEL CACHE MEMORY

Patent #:	8906751	Issue Dt:	12/09/2014	Application #:	12985840	Filing Dt:	01/06/2011
Publication #:	US20120178222	Pub Dt:	07/12/2012
Title:	SILICON CONTROLLED RECTIFIERS (SCR), METHODS OF MANUFACTURE AND DESIGN STRUCTURES

Patent #:	8647535	Issue Dt:	02/11/2014	Application #:	12986266	Filing Dt:	01/07/2011
Publication #:	US20120178241	Pub Dt:	07/12/2012
Title:	CONDUCTIVE METAL AND DIFFUSION BARRIER SEED COMPOSITIONS, AND METHODS OF USE IN SEMICONDUCTOR AND INTERLEVEL DIELECTRIC SUBSTRATES

Patent #:	8892824	Issue Dt:	11/18/2014	Application #:	12986652	Filing Dt:	01/07/2011
Publication #:	US20110179229	Pub Dt:	07/21/2011
Title:	STORE-OPERATE-COHERENCE-ON-VALUE

Patent #:	8053752	Issue Dt:	11/08/2011	Application #:	12987089	Filing Dt:	01/08/2011
Publication #:	US20110102016	Pub Dt:	05/05/2011
Title:	FOUR-TERMINAL RECONFIGURABLE DEVICES

Patent #:	8354858	Issue Dt:	01/15/2013	Application #:	12987106	Filing Dt:	01/08/2011
Publication #:	US20110102042	Pub Dt:	05/05/2011
Title:	APPARATUS AND METHOD FOR HARDENING LATCHES IN SOI CMOS DEVICES

Patent #:	8546961	Issue Dt:	10/01/2013	Application #:	12987202	Filing Dt:	01/10/2011
Publication #:	US20120175789	Pub Dt:	07/12/2012
Title:	ALIGNMENT MARKS TO ENABLE 3D INTEGRATION

Patent #:	8536656	Issue Dt:	09/17/2013	Application #:	12987221	Filing Dt:	01/10/2011
Publication #:	US20120175711	Pub Dt:	07/12/2012
Title:	SELF-ALIGNED CONTACTS FOR HIGH K/METAL GATE PROCESS FLOW

Patent #:	8723534	Issue Dt:	05/13/2014	Application #:	12987353	Filing Dt:	01/10/2011
Publication #:	US20120176148	Pub Dt:	07/12/2012
Title:	METHODS AND APPARATUS FOR DETECTION OF GASEOUS CORROSIVE CONTAMINANTS

Patent #:	NONE	Issue Dt:		Application #:	12988814	Filing Dt:	10/21/2010
Publication #:	US20120255903	Pub Dt:	10/11/2012
Title:	NON-WOVEN MEMBRANE BIOREACTOR AND ITS FOULING CONTROL METHOD

Patent #:	9081501	Issue Dt:	07/14/2015	Application #:	13004007	Filing Dt:	01/10/2011
Publication #:	US20110219208	Pub Dt:	09/08/2011
Title:	MULTI-PETASCALE HIGHLY EFFICIENT PARALLEL SUPERCOMPUTER

Patent #:	8423844	Issue Dt:	04/16/2013	Application #:	13004104	Filing Dt:	01/11/2011
Publication #:	US20120179944	Pub Dt:	07/12/2012
Title:	DENSE REGISTER ARRAY FOR ENABLING SCAN OUT OBSERVATION OF BOTH L1 AND L2 LATCHES

Patent #:	9184129	Issue Dt:	11/10/2015	Application #:	13004129	Filing Dt:	01/11/2011
Publication #:	US20110101496	Pub Dt:	05/05/2011
Title:	A THREE-TERMINAL ANTIFUSE STRUCTURE HAVING INTEGRATED HEATING ELEMENTS FOR A PROGRAMMABLE CIRCUIT

Patent #:	8173524	Issue Dt:	05/08/2012	Application #:	13004201	Filing Dt:	01/11/2011
Title:	PROCESS FOR EPITAXIALLY GROWING EPITAXIAL MATERIAL REGIONS

Patent #:	8395192	Issue Dt:	03/12/2013	Application #:	13004471	Filing Dt:	01/11/2011
Publication #:	US20110121252	Pub Dt:	05/26/2011
Title:	SINGLE MASK ADDER PHASE CHANGE MEMORY ELEMENT

Patent #:	8350737	Issue Dt:	01/08/2013	Application #:	13004883	Filing Dt:	01/12/2011
Publication #:	US20120176259	Pub Dt:	07/12/2012
Title:	FLASH ANALOG TO DIGITAL CONVERTER WITH METHOD AND SYSTEM FOR DYNAMIC CALIBRATION

Patent #:	8435851	Issue Dt:	05/07/2013	Application #:	13005089	Filing Dt:	01/12/2011
Publication #:	US20120175626	Pub Dt:	07/12/2012
Title:	IMPLEMENTING SEMICONDUCTOR SOC WITH METAL VIA GATE NODE HIGH PERFORMANCE STACKED TRANSISTORS

Patent #:	8343868	Issue Dt:	01/01/2013	Application #:	13005201	Filing Dt:	01/12/2011
Publication #:	US20110111590	Pub Dt:	05/12/2011
Title:	DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES

Patent #:	8378465	Issue Dt:	02/19/2013	Application #:	13005246	Filing Dt:	01/12/2011
Publication #:	US20110111564	Pub Dt:	05/12/2011
Title:	METHOD AND APPARATUS FOR OPTICAL MODULATION

Patent #:	8669146	Issue Dt:	03/11/2014	Application #:	13005560	Filing Dt:	01/13/2011
Publication #:	US20120181608	Pub Dt:	07/19/2012
Title:	SEMICONDUCTOR STRUCTURES WITH THINNED JUNCTIONS AND METHODS OF MANUFACTURE

Patent #:	8392867	Issue Dt:	03/05/2013	Application #:	13005599	Filing Dt:	01/13/2011
Publication #:	US20120185812	Pub Dt:	07/19/2012
Title:	SYSTEM, METHOD AND PROGRAM STORAGE DEVICE FOR DEVELOPING CONDENSED NETLISTS REPRESENTATIVE OF GROUPS OF ACTIVE DEVICES IN AN INTEGRATED CIRCUIT AND FOR MODELING THE PERFORMANCE OF THE INTEGRATED CIRCUIT BASED ON THE CONDENSED NETLISTS

Patent #:	8178382	Issue Dt:	05/15/2012	Application #:	13005821	Filing Dt:	01/13/2011
Publication #:	US20110143482	Pub Dt:	06/16/2011
Title:	SUSPENDED GERMANIUM PHOTODETECTOR FOR SILICON WAVEGUIDE

Patent #:	9406562	Issue Dt:	08/02/2016	Application #:	13005883	Filing Dt:	01/13/2011
Publication #:	US20120181700	Pub Dt:	07/19/2012
Title:	INTEGRATED CIRCUIT AND DESIGN STRUCTURE HAVING REDUCED THROUGH SILICON VIA-INDUCED STRESS

Patent #:	8088663	Issue Dt:	01/03/2012	Application #:	13005894	Filing Dt:	01/13/2011
Publication #:	US20110111584	Pub Dt:	05/12/2011
Title:	SRAM CELL HAVING A RECTANGULAR COMBINED ACTIVE AREA FOR PLANAR PASS GATE AND PLANAR PULL-DOWN NFETS

Patent #:	8546246	Issue Dt:	10/01/2013	Application #:	13006081	Filing Dt:	01/13/2011
Publication #:	US20120181505	Pub Dt:	07/19/2012
Title:	RADIATION HARDENED TRANSISTORS BASED ON GRAPHENE AND CARBON NANOTUBES

Patent #:	8609498	Issue Dt:	12/17/2013	Application #:	13006148	Filing Dt:	01/13/2011
Publication #:	US20120001254	Pub Dt:	01/05/2012
Title:	TRANSISTOR WITH EMBEDDED SI/GE MATERIAL HAVING REDUCED OFFSET AND SUPERIOR UNIFORMITY

Patent #:	8660681	Issue Dt:	02/25/2014	Application #:	13006522	Filing Dt:	01/14/2011
Publication #:	US20120004758	Pub Dt:	01/05/2012
Title:	METHOD AND SYSTEM FOR EXCURSION MONITORING IN OPTICAL LITHOGRAPHY PROCESSES IN MICRO DEVICE FABRICATION

Patent #:	8581351	Issue Dt:	11/12/2013	Application #:	13006656	Filing Dt:	01/14/2011
Publication #:	US20120181630	Pub Dt:	07/19/2012
Title:	REPLACEMENT GATE WITH REDUCED GATE LEAKAGE CURRENT

100

Patent #:	8456011	Issue Dt:	06/04/2013	Application #:	13006664	Filing Dt:	01/14/2011
Publication #:	US20120181697	Pub Dt:	07/19/2012
Title:	METHOD TO CONTROL METAL SEMICONDUCTOR MICRO-STRUCTURE

Assignor

WILMINGTON TRUST, NATIONAL ASSOCIATION

Exec Dt:

11/17/2020

Assignee

GLOBALFOUNDRIES INC.

PO BOX 309, UGLAND HOUSE

MAPLES CORPORATE SERVICES LIMITED

GRAND CAYMAN, CAYMAN ISLANDS KY1-1104

Correspondence name and address
	BENJAMIN PETERSEN
	1460 EL CAMINO REAL, 2ND FLOOR
	SHEARMAN & STERLING LLP
	MENLO PARK, CA 94025

Search Results as of: 05/09/2024 03:22 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6